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Abstract
In this dissertation the story of a research career spanning 34 years is told.
It started in microelectronics in the early 1980’s and focused on aspects of design and
optimization of high-voltage diodes. Advanced simulation tools, such as Monte Carlo par-
ticle simulation algorithms, was also implemented, specifically for the design of microwave
diodes.
During a sabbatical at GEC Hirst Research Centre in 1988, shortly after the discovery of
high-temperature superconductors, an opportunity arose to work on superconducting de-
vices. The research was focused on understanding and modeling the mechanisms of single
particle (quasiparticle) tunnelling in NIS or SIS junctions. The ultimate goal was, as was
the case for semiconductor electronics, to have a three-terminal switching device that can be
utilized as a binary switch.
Back at Stellenbosch, the superconductivity laboratory was established, with the primary
focus on the manufacture of high-temperature superconducting (YBCO) devices, including
thin film deposition, photolithography and etching of micron-sized patterns.
In 1995 a sabbatical was spent at the University of California at Berkeley, in the research
group of Professor Ted Van Duzer, one of the pioneers of superconducting technology. Du-
ring this sabbatical the fastest superconducting voltage-state logic family, Complementary
Output Switching Logic (COSL) was designed and successfully tested at a clock speed of 1
GHz. Towards the end of 1996 these devices were successfully tested at clock speeds up to
18 GHz, making it the fastest voltage-state logic family to this day. An alternative method to
predict the circuit yield of superconducting circuits, incorporating all the imperfections of
the manufacturing process, was also introduced. This method was based on a Monte Carlo
analysis approach, and was extensively used to optimize the COSL circuits for maximum
yield.
In 1996, back from Berkeley, the research focus of the group was extended (from the
emphasis on the fabrication of high-temperature YBCO devices) to include the design of
ultra-fast low-temperature superconducting devices, specifically COSL and Rapid Single
Flux Quantum (RSFQ) circuits. The unique contributions in the low-Tc field included the
conceptualization of the first Superconducting Programmable Gate Array and the design of
such a circuit using a hybrid approach, mixing RSFQ and COSL gates. A major contribution
was the advances made in the 3D-extraction of circuit parameters from the circuit layout,
which incorporated the imperfections due to the fabrication processes. This effort led to the
ii
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establishment of a spin-off company, NioCAD, which focussed on advanced software for
the layout of superconducting circuits. An important component of the software was the
circuit extraction capabilities.
Due to the capabilities available in the superconductivity research laboratory, where sub-
micron devices could be fabricated and also inspected, using the AFM and the tabletop SEM,
the research focus gradually evolved to incorporate non-superconducting devices, with spe-
cific emphasis on nanosensors. An important aspect of the work on nanosensors is that it
is, by nature, multidisciplinary. Very fruitful collaboration was thus established with re-
searchers in microbiology, amongst others. Some of the unique contributions here were the
successful design and testing of a piezoelectric nanogenerator (based on ZnO nanowires),
and the incorporation of pathogens on the nanogenerator, using a protein scaffolding sys-
tem, to form a biosensor. The successful testing of the biosensor proved that, by attach-
ing antibodies on the piezoelectric nanogenerator, a specific pathogen (e.g. TB, E. coli, etc.)
would attach to the antibody, thus generating a voltage that would confirm the presence of
the specific pathogen. Significant advances have been made on alternative transducers, and
electrospun microfibers, and also paper, have been successfully tested for the detection of
bacteria.
Biosensor research is currently the main focus area of the research group.
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Opsomming
In hierdie proefskrif word die storie vertel van ’n navorsingsloopbaan wat oor 34 jaar strek.
Dit het alles in mikroëlektronika in die vroeë 1980’s begin, met die fokus op aspekte van
die ontwerp en optimisasie van hoogspanningsdiodes. Gevorderde simulasiegereedskap,
soos Monte Carlo partikelsimulasie algoritmes, is geïmplementeer, spesifiek vir die ontwerp
van mikrogolfdiodes.
Kort na die ontdekking van hoë-temperatuur supergeleiers, gedurende studieverlof by
GEC Hirst Research Centre in 1988, het die geleentheid hom voorgedoen om oor supergelei-
dende komponente navorsing te doen. Die fokus was om begrip te ontwikkel van die
meganismes van enkelpartikel (kwasipartikel) tonnelling in NIS- en SIS vlakke, en ook om
dit te modelleer. Die doel was om, soos die geval is by halfgeleier komponente, ’n drie-
terminaal komponent te vind wat as ’n binêre skakelaar kan optree.
Terug op Stellenbosch is die supergeleier navorsingslaboratorium gevestig. Die primëre
doel was om hoë-temperatuur supergeleier (YBCO) komponente te vervaardig, en ook om
dunfilm neerslag, fotolitografie en etsing te doen vir mikron-grootte komponente.
’n Studieverlofperiode is in 1995 by die Universiteit van Kalifornië in Berkeley, in die
navorsingsgroep van die legendariese prof. Theodore Van Duzer, deurgebring. Gedurende
hierdie tydperk is die vinnigste spanningstoestand logiese familie, Complementary Output
Switching Logic (COSL), ontwerp en getoets by ’n klokspoed van 1 GHz. Teen die einde van
1996 is die komponente suksesvol getoets by ’n klokspoed van 18 GHz, wat dit, tot vandag
toe nog, die vinnigste spanningstoestand logiese familie maak. ’n Alternatiewe metode om
die opbrengs van vervaardigde supergeleidende bane, met al die imperfeksies van die ver-
vaardigingsproses in ag geneem, te voorspel, is ook ontwikkel. Hierdie metode is gebaseer
op die Monte Carlo analisemetode, en is ekstensief gebruik om die COSL bane se opbrengs
te optimiseer.
In 1996, terug van die besoek aan Berkeley, is daar besluit om die navorsingsfokus van
die groep te verbreed vanaf die enger klem op die vervaardiging van hoë-temperatuur
YBCO komponente, en om ook te konsentreer op ultra-hoëspoed lae-temperatuur supergelei-
dende komponente, soos COSL en RSFQ bane. Unieke bydraes op die gebied van lae-
temperatuur supergeleidende komponente gedurende hierdie tyd sluit die eerste ’Supercon-
ducting Programmable Gate Array’ (SPGA) in, waar gebruik gemaak is van ’n hibriede be-
nadering, wat beide COSL en RSFQ komponente ingesluit het. ’n Verdere wesenlike bydrae
was die vordering wat gemaak is in die drie-dimensionele onttrekking van baanparameters
iv
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uit die uitleg van die baan, met inbegrip van die imperfeksies van die vervaardigingsproses.
Hierdie navorsing het gelei tot die stigting van ’n afwentelmaatskappy, NioCAD, waar die
fokus op gevorderde programmatuur vir die uitlê van supergeleierbane was. ’n Belangrike
kompnoent van die programmatuur was uiteraard die vermoë om baanparameters te ont-
trek.
Die bestaande vermöe in die supergeleier navorsingslaboratorium om sub-mikron kom-
ponente te vervaardig en met die hulp van AFM en die kompakte SEM te inspekteer, het
daartoe gelei dat die navorsingsfokus mettertyd verskuif het om ook nie-supergeleidende
komponente, spesifiek nanosensors, in te sluit. ’n Belangrike aspek van die werk op nanosen-
sors is dat dit uiteraard multidissiplinêr van aard is. Baie vrugbare samewerking het dus tot
stand gekom met navorsers van, onder andere, mikrobiologie. Sommige van die unieke
bydraes op hierdie gebied was die suksesvolle ontwerp en implementering van die ZnO
nanodraad piesoëlektriese nanogenerator, en die suksesvolle integrering daarvan met pato-
gene, deur gebruik te maak van ’n proteïenstellasie om ’n biosensor te vorm. Die sukses
van die sensor het bewys dat, deur teenliggaampies aan die piesoëlektriese nanogenerator
te koppel, ’n spesifieke patogeen (bv. TB, E. coli, ens.) kan koppel aan die teenliggaampie,
om sodoende ’n elektriese spanning op te wek om die teenwoordigheid van die sepsifieke
patogeen te verklik. Beduidende vordering is ook gemaak om alternatiewe omskakelaars
te vind, en elektrostaties-geweefde mikrovesels, asook papier, is suksesvol gebruik om bak-
terieë op te spoor.
Biosensornavorsing is tans die hooffokus van die navorsingsgroep.
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Chapter 1
Introduction
My academic career started in 1982 when I was appointed as Senior Lecturer in the Depart-
ment of Electrical & Electronic Engineering at Stellenbosch University.
The aim of this dissertation is to tell the story of a research career spanning 34 years,
starting with the design of high-voltage diodes and evolving to different aspects of super-
conductivity and finally shifting focus to nanosensors. The story will be contextualized by
a trail of journal publications that will highlight the contributions along the way.
1.1 Layout of the dissertation
This dissertation will highlight a number of distinct phases in my research career:
• The semiconductor phase will be highlighted in Chapter 2 and will include the contri-
butions relating to high-voltage diode design, a quick detour to microwave switches,
and Monte Carlo particle simulation.
• In Chapter 3 the superconductor device research that was done during my sabbatical
at GEC Hirst Research Centre is highlighted.
• The research that was done on low-TC logical circuits during my sabbatical at the Uni-
versity of California at Berkeley is described in Chapter 4, as well as the subsequent
research collaboration.
• In Chapter 5 the independent research on low-Tc superconductor research at Stellen-
bosch University is put in perspective. This includes the development of advanced
CAD tools.
• The work that was done on the fabrication of high-Tc superconducting devices at Stel-
lenbosch University is described in Chapter 6
• The nano-devices and biosensors story is told in Chapter 7
1
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1.2 Summary
This dissertation is a narrative of the different phases in a research career of 34 years, and
the relevant journal publications will give context to the contributions. A final conclusion
will be given in Chapter 8.
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Chapter 2
The semiconductor days
When I started my undergraduate studies in electronic engineering in 1972 at Stellenbosch
University, calculations still had to be done with a slide rule and Johnson’s baby powder,
to ensure smooth operation with the required accuracy. The electronic revolution dawned
on us when the first handheld scientific calculator, the HP-35, was announced by Hewlett-
Packard in 1972 [1].
Professor Christo Viljoen, realizing the potential of microelectronics, established a small
semiconductor fabrication facility in the Department of Electrical & Electronic Engineer-
ing during my undergraduate years. He persuaded me during my final year (in 1976) to
continue with postgraduate studies, working on the characteristics of miniaturized printed
spiral inductors on substrates, under his supervision. However, my decision to continue
with my Master’s degree probably had more to do with postponing military conscription
than with an honest desire to learn.
Although it was a good decision, it also had quite an impact on my early career, as,
towards the end of 1977, it was announced that military conscription was extended to two
years, with a further obligation to do military camps over the ensuing twenty years. In
order to get exemption from the obligatory military camps, I joined the Signal Corps of the
SA Defense Force for four years, from 1978 to 1981, as a project engineer.
My academic career started in 1982 when I was appointed as Senior Lecturer in the De-
partment of Electrical & Electronic Engineering at Stellenbosch University, earmarked to
teach semiconductor physics – a topic that I knew very little of at that time.
2.1 High-voltage diodes
Upon my arrival at Stellenbosch an opportunity arose to investigate the viability of the local
manufacture of high-voltage diodes. Keen to start a research career, I enrolled for a PhD
with a focus on the design of high-voltage diodes, again with Professor Christo Viljoen as
supervisor.
Typically, discrete high-voltage diodes are manufactured by taking a single silicon wafer,
with a low n-type doping concentration, and then do a relatively shallow p-type diffusion to
3
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establish the pn-junction. At high reverse bias voltages, most of the depletion region will be
in the n-region, due to the low doping concentration, with a small portion of the depletion
region in the highly doped p-region. A design challenge is that the diode should be thick
enough to fully accommodate the depletion region at the maximum reverse bias voltage,
but also thin enough to minimize the forward voltage when the diode is conducting.
Typically the depletion region width for high-voltage diodes can range from about 50
µm to more than 100 µm for reverse bias voltages from about 500 V to more than 1000 V. It
is thus apparent that, at high reverse bias voltages, the electrical field (E) can be quite high,
approaching the critical field, where the diode goes into reverse breakdown.
After the doping process, the whole wafer looks like a single diode with a very large
area, and must thus be diced into thousands of smaller diodes. This is normally done by an
etching process that must be deeper than the pn-junction, thus creating individual diodes on
a single n-type substrate, which are then cut into completely separate diodes. A problematic
consequence of the dicing process is that the E-field across the depletion region around the
pn-junction can be substantially higher where the junction is exposed to air, than in the bulk
region of the diode. Theoretically the etching process will create a smooth surface over the
exposed part of the pn-junction, thus minimizing the increase in the E-field.
One of the main objectives of my doctoral research was to quantify the contribution of the
edge geometry of the the diode, in order to optimize the breakdown voltage. To determine
the potential distribution in a diode structure with a specific edge geometry, it was required
to solve the two-dimensional Poisson equation, given by
∂2ψ
∂x2
+
∂2ψ
∂y2
= − q
es
[Γ(x, y) + p− n] (2.1.1)
where ψ is potential, q is electron charge, es is the dielectric constant of silicon, Γ is the
doping profile, and p and n is the hole- and electron concentration respectively. The electric
field could then be calculated as
~E = −∇ψ. (2.1.2)
The algorithm was implemented on a VAX 11/785 minicomputer and it took about 1 to
2 hours to calculate the two-dimensional electric field distribution at a single reverse bias
voltage value.
The simulated E-field distributions of a diode with three different edge geometries are
shown in Figure 2.2. The reverse bias was 400 V and the E-field values were normalized
with respect to the maximum electric field value (EM).
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(a) (b)
(c)
Figure 2.1: Normalized E-field distribution at a reverse bias of 400 V for (a) a diode structure
with a 90◦ bevelled edge geometry, (b) a 45◦ bevelled edge geometry, and (c) an etched
geometry. The maximum E-field point is indicated by ×. The pn-junction depth is 50 µm.
From [2].
From Figure 2.1(a) it is apparent that, for a bevel angle of 90◦, the maximum E-field oc-
curs at the pn-junction and far removed from the edge. In Figure 2.1(b) and Figure 2.1(c)
it can be seen that, as soon as the edge geometry changes from a 90◦ bevel angle, the point
of maximum E-field moves towards the edge, and away from the actual pn-junction. The
magnitude of the maximum E-field near the edge is always larger than the maximum bulk
E-field. The edge geometry will thus always have a marked influence on the reverse break-
down voltage of a diode.
In order to determine the effect of edge geometries on the magnitude of the reverse
breakdown voltage, the two-dimensional Poisson-solver was adapted to iteratively search
for the avalanche breakdown point. Avalanche breakdown will occur when the so-called
multiplication factor (M) becomes infinite. According to Kokosa and Davis [3] that will
happen when
d′′∫
d′
αi.d~x = 1 (2.1.3)
where d′ and d′′ are the depletion region edges at breakdown in the p- and n region, re-
spectively, ~x a vector pointing in the direction of maximum change in potential, and αi the
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average ionization coefficient given by
αi = 1.07× 106 e−1.65×106/|E|. (2.1.4)
The reverse breakdown voltage was determined by iteratively changing the reverse volt-
age, and then solving for E, until (2.1.3) was satisfied. The execution time for the calculation
of the breakdown voltage of a diode structure was about 10 hours on a VAX 11/785 mini-
computer.
The very long execution times of the computer simulations made it somewhat impracti-
cal as a design tool. It was thus decided to try to look whether simpler design procedures
could not be found that would speed up the design process, but were still accurate enough
when compared to the computer simulation results.
In two journal publications [4, 5] an approximation procedure is described to estimate
the E-field in diode structures with bevelled edge geometries, when the one-dimensional
breakdown voltage is known. The one-dimensional breakdown voltage was obtained by
solving Poisson’s equation in one-dimension, similar to the procedure that was discussed
above for the two-dimensional case, but in a fraction of the time. One-dimensional break-
down voltage values can also be obtained from graphs [6].
The value of the E-field at reverse breakdown was now required and would normally
entail that the one-dimensional Poisson equation be solved at the breakdown voltage. A
much faster procedure was proposed, where the one-dimensional E-field (EN) could be ap-
proximated by
EN =
qNavd
es
(2.1.5)
where d is the depletion region width on the p-side of the junction, and Nav the average
doping concentration in the depletion region on the p-side of the junction. The average
doping concentration was calculated as
Nav =
1
d
xj∫
xj−d
N(x).dx (2.1.6)
where xj is the junction depth and N(x) the doping profile. The approximated values of
EN were in very good agreement with the exact values that were calculated with the one-
dimensional Poisson solver (within 2.1%), for a range of one-dimensional diode profiles at
numerous reverse bias voltages.
It was postulated [4] that the maximum E-field in a two-dimensional diode structure
with a specified edge geometry (EB) could be calculated as
EB = EN + δE (2.1.7)
where δE is the increase in the E-field above the one-dimensional value (EN), as approxi-
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mated by (2.1.5).
A reverse biased diode structure with a negative bevel angle is shown in Figure 2.2(a),
where W and d are the widths of the depletion region in the n- and p-region, respectively.
In theory all charge within a coupling distance (L) from point A will be redistributed and
appear as QH, as shown in Figure 2.2(a).
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NOVEL METHOD FOR CALCULATING
MAXIMUM BULK ELECTRIC FIELD IN
HIGH-VOLTAGE DIODES WITH LARGE
NEGATIVE BEVEL ANGLES
Indexing term: Semiconductor devices and materials
The letter describes a simple method for calculating the
maximum bulk electric field in high-voltage semiconductor
diodes with large bevel angles. It is based on the notion of a
characteristic length, which is defined in the letter. The
resulting model is a useful design aid.
Introduction: Temple and Adler1"3 described the distribution
of charge in diodes with bevel angles smaller than a critical
angle, which will be defined in the letter. They postulated that
all the charge within a coupling distance L = {W + d)/2 from
point A, where W and d are the widths of the depletion
regions in the n- and p-regions, respectively,4 will be redistrib-
uted and will appear as QH, as shown in Fig. 1.
W
1303/11
Fig. 1 Structure of a device with a negative bevel angle
In this letter this approach will be applied to devices with
large bevel angles. It will be shown that a characteristic length
can be defined, from which the bulk electric field of reverse-
biased diodes can be predicted accurately for large bevel
angles.
Calculation of bulk electric field: The maximum bulk electric
field is defined as the scalar sum of the maximum field normal
to the junction, for an infinite junction, and the magnitude of
the increase in electric field near the diode periphery, which is
a function of the bevel angle. This is expressed as
EB = EN + 8E (1)
The relationship between EB/EN and the negative bevel angle
of a typical device5 is shown in Fig. 2 for a constant reverse
bias. The bevel angle for which the field is a maximum is
defined as the critical angle 9C for that reverse voltage. For
this angle, the area A2 shown in Fig. 3b is a maximum, and
the adjacent side of the triangle is equal to the coupling dis-
tance. The critical angle can thus be calculated from
= tan' (d/L) (2)
For bevel angles less than 9C, Temple and Adlers' postulate for
the distribution of charge is directly applicable, and the
increase in bulk electric field can be calculated by regarding
QH as a line charge at a distance d from the junction.6 The
increase in bulk electric field is then given by
5E = lqNj(2nesd)-] . A, (3)
where Nav is the average impurity concentration in the deple-
tion region of the p-doped side, and A^ is the area, which is
given by
Ax =\]} tan 9
as shown in Fig. 3a.
1 25
1 20
1 15
110
105
(4)
mi zUJILU
100
9c 30 60 90
bevel angle, degrees |3O3/2|
Fig. 2 Typical relationship between normalised maximum bulk electric
field and negative bevel angle at a constant reverse bias
An accurate two-dimensional finite-difference numerical
analysis of the structure indicates a shift in the location of the
maximum field point from the pn junction towards the
p-doped region as soon as 9 > 6C. The increase in field
strength due to this shift can be modelled by modifying eqn. 3
to
SE = [_qNj{2nesd tan 0C)] • A,
where A2 is the area given by
A2 = ±d2/tan 9
as shown in Fig. 3b.
(5)
(6)
pn junction
\
1303/31
pn junction
Fig. 3 Calculation of effective area of negative-bevelled devices
a 0<0c
b 0 = 0,
576 ELECTRONICS LETTERS 20th June 1985 Vol. 21 No. 13
(a) (b)
Figure 2.2: Diode structure with negative bevel angle, showing (a) the depletion region
parameters, and (b) the depletion region on the p-side of the junction at the critical angle
(θc). From [4].
Furthermore, a tical angle (θc) was defined [4] a
θc = tan−1(d/L), (2.1.8)
when the area (A2) is a maximum, as is shown in Figure 2.2(b). The coupling distance was
defined as
L = (W − d)/2. (2.1.9)
Theoretically the maximum E-field point will start to shift away from the pn-junction for
all negative bevel angles where θ > θc. It was shown in [4] that, for θ > θc, the increase in
E-field could be modelled by
δE =
[
qNav
2piesd tan(θc)
]
A2 (2.1.10)
where A2 is the area defined as
A2 =
d2
2 tan(θ)
(2.1.11)
and shown in Figure 2.2(b).
The approximated values for the increase in E-field were within 2% of the values ob-
tained from two-dimensional simulations for all structures that were analyzed.
In [4] negative bevel angles were classified as either large (θ > θc) or small (θ ≤ θc). For
large angles the increase in E-field is given by (2.1.10), which can be simplified from (2.1.8)
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and (2.1.11) to give
δEL =
qNavL
4pies tan(θ)
, (2.1.12)
and for small negative bevel angles it was shown that the increase in E-field could be calcu-
lated from
δES =
qNavL2 tan(θ)
4piesd
. (2.1.13)
Further investigation [5] showed that the accuracy of the prediction model was reduced
markedly in the interval from θc to 45◦. This was attributed to the discontinuity in the
predictions of the two models at the critical angle, as is shown in Figure 2.3(a).
10 dB lower may be used This is particularly attractive in a
system which must accommodate personal transceivers, not
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possibility of biological hazard is reduced.
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CALCULATION OF MAXIMUM BULK
ELECTRIC FIELD IN HIGH-VOLTAGE DIODES
WITH SMALL AND INTERMEDIATE
NEGATIVE BEVEL ANGLES
Indexing terms: Semiconductor devices and materials, Electric
fields
The letter describes the extension of an existing method for
calculating the maximum bulk electric field for semicon-
ductor diodes with large negative bevel angles to include
diodes with smaller negative bevel angles, and to take into
account a shift of the position where the electric field reaches
a maximum.
Introduction: A method for calculating the maximum bulk
electic field in diodes with large negative bevel angles was
reported previously.1
Here the method will be extended to include small negative
bevel angles. The original definition of a large negative bevel
angle will also be changed to make provision for an interme-
diate bevel angle.
For diodes with small negative bevel angles, provision is
made for a shift in the position where the bulk electric field
reaches a maximum, which can occur under certain condi-
tions.
A large negative bevel angle was originally defined as an
angle greater than the critical angle 9C. Further analyses
showed that the accuracy with which the increase in bulk
electric field was predicted with the existing model was
reduced for bevel angles in the interval from 9C to 45°. This
can be attributed to the fact that the existing equations for the
increase in the bulk electric field are discontinuous at the
critical angle, as shown in Fig. 1.
The increase in field strength for small and large bevel
angles was given by1
qNavL2 tan (9)
and
SEL =
(1)
(2)
The ratio of the two quantities is
SES L tan2 (9)
SEL
(3)
where SEL was shown to be given by 8EL = VJLC(9). Vr is the
applied reverse bias and Lc{9) = Lc(45=) tan (9), with LC(45C)
the reference value of the characteristic length.
exact
relationship
eqn. 2
0 6C 30 60 90
I829/1I bevel angle, degrees
Fig. 1 Discontinuity in prediction of increase in maximum bulk electric
field at critical angle and constant reverse bias
Definition of intermediate negative bevel angle: The bevel angle
where 8ES = 5EL, as shown in Fig. 2, is defined as the tran-
sition angle 90 and is given by
(4)x [(tan0c)1/2]
The interval where both eqns. 1 and 2 become inaccurate lies
roughly between 9C and a bevel angle of 45°, where the value
Ismail | | large |
intermediate
1829/21 bevel angle, degrees
Fig. 2 Removal of discontinuity in prediction of increase in maximum
bulk electric field at constant reverse bias
of SEL is equal to the value of SES at 9C, as shown in Fig. 2. A
bevel angle in this inverval is defined as an intermediate bevel
angle. Only angles larger than 45° are then regarded as large
bevel angles.
For intermediate bevel angles in the range 9C < 9 < 60, the
increase in the bulk electric field is now approximated by
5E = (5ES + 6Ec)/2 (5)
where 5EC is the increase in the maximum bulk electric field at
9 = 9C and is given by SEC = Vr/Lc(45°).
For intermediate bevel angles in the range 90 < 9 < 45°, the
increase in bulk electric field is approximated by
4nes tan (9)
respectively, where L = (W — d)/2.
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5E = (SEL + 3Ec)/2 (6)
By using these approximations, the discontinuity in the pre-
diction of 8E is removed.
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Figure 2.3: The incre s i E-fi ld as a function of the ne ative beve angle t a const nt
reverse bias voltage, showing (a) the discontinuity in the predicted values at θc, and (b) the
predicted values when the discontinuity is removed. From [5].
An approximation model was proposed for the mentioned interval by definition of a
transition angle (θo) where the values of the t o prediction models are the same, i.e. where
δEL = δES, as is shown in Figure 2.3(b). The transition angle is given by
θo = tan−1(
√
d/L) = tan−1
[√
tan(θc)
]
. (2.1.14)
In order to make the prediction model continuous for all negative bevel angles, ranging
from small-, to intermediate-, to large bevel angles. The increase in the E-field over the
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whole range of bevel angles was modelled as
δE =

δES θ ≤ θc (eqn. 1 in Figure 2.3)
(δES + δEC)/2 θc < θ ≤ θo (eqn. 5 in Figure 2.3)
(δEL + δEC)/2 θo < θ < 45◦ (eqn. 6 in Figure 2.3)
δEL θ ≥ 45◦ (eqn. 2 in Figure 2.3)
(2.1.15)
where δEC was defined as the value of the increase of the E-field when θ = θc.
The predicted values for the total E-field were within 5% of the simulated values for all
the test structures with small and intermediate negative bevel angles.
A computer programme was developed that implemented the approximate procedures
to efficiently determine the two-dimensional breakdown voltage of diodes with negative
bevel angles ranging from small to large. Diodes with etched geometries, as shown in Figure
2.1(c), was also successfully incorporated by the calculation of an equivalent negative bevel
angle [2].
2.2 High-frequency diode applications
After graduating with my PhD in March 1986 my research started branching out to other
diode related areas, such as high-frequency diode applications and also more advanced
diode simulation techniques.
In 1987 a need was identified by my PhD co-supervisor, Prof PW van der Walt, to develop
an RF switch for use in a television repeater station, where two receiving antennas had to be
connected to the system by a double-pole change-over RF switch, depending on the quality
of the receiving antenna’s signal. A schematic of the system is shown in Figure 2.4.
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ABSTRACT 
A double-pole change-over shunt PIN diode switch for television bands IV 
and V is described. The switch features very small reflection coefficients at 
all four ports in both switch states, low insertion loss and high isolation. The 
design is based on a short-step distributed band-pass filter, resulting in a 
very compact transmission line structure. 
1. INTRODUCTION 
The electronic switch described here was developed in response to a need 
for an rf switch for space diversity switching in a television repeater station. 
Two antennas, which are not subject to the same fading or interference 
mechanisms, are installed for the reception of the signal to be relayed. The 
rest of the system consists of a double-pole change-over rf switch, the 
repeater and an inexpensive signal monitoring and control system. The 
video signals are continuously monitored to determine which signal is most 
suitable for relaying. At any given moment, the best available signal is 
switched through to the transmitter. The switch can change state in a 
matter of microseconds, so that switch-over can be timed to take place in 
the field blanking interval. The application is illustrated in Fig. 1 .  
The electrical characteristics of the switch were to be such that the 
monitoring system could be added to existing repeater hardware without 
retuning the rf circuits. To achieve this, the VSWR of the switch was 
specified to be less than 1.1:l. To preserve the noise figure of the receiving 
system, insertion loss was required to be as small as possible. To prevent 
co-channel interference, the isolation of the switch in the off condition .had 
to be more than 60 dB. 
The performance of a PINdiode switch is limited by the parasitic elements 
of the diode. The iunction capacitance of a reverse-biased diode and the 
series inductance of a forward based diode restrict the operating bandwidth 
of a diode switch, while the minimum series resistance of a forward biased 
diode, and the maximum parallel resistance of a reverse biased diode place 
a limit on the insertion loss and/or isolation of a diode switch. 
Initial efforts concentrated on the development of a switch for band 111. The 
switch was based on a lumped-element band-pass filter with the necessary 
inductive elements for biasing and compensation of diode series 
inductance, and capacitive elements to compensate for diode junction 
capacitance. The final switch had reflection losses less than -32 dB over the 
full band [I]. 
Following successful implementation of the band 111 switch, development 
started on a switch for bands IV and V, where the distributed nature of the 
circuit had to be taken into account at the higher frequencies. The switch 
could in principle also be designed as a lumped element circuit by making 
the circuit very small, a technique that is used very successfully for switches 
with specified VSWR's of the order of 2:l by various manufacturers. 
However, the difficulty involved in tuning the elements of a microcircuit to 
achieve the performance specifications envisaged here, ruled out this 
approach. 
An alternate approach is to design a distributed filter with the necessary 
elements to provide dc biasing paths, and elements that can be used to 
compensate for d!ode parasitic elements. 
Fisher 121 described a technique for broadbanding PIN diode switches by 
embedding' shunt-mounted diodes in .a  filter structure described by 
Mumford, for which design tables were also published 131. The filter 
prototype and a single-pde double-throw PIN diode switch based on this 
general concept is shown schematically in Fig. 2. It should be noted that 
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Fig. 1.  Space diversity switching system for television repeater station. 
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Fig. 2. (a) Bandpass filter structure for PIN diode switch. The electrical 
length of the transmission line elements is 90' at the centre frequency. 
(b) Stripline layout of a single-pole double-throw matched PIN-diode switch 
based on the filter in (a). 
0018-9316/88/0900-0331$01.00  1988 IEEE 
Figure 2.4: Space diversity switching system for television repeater station. From [7].
The switch had to be designed for use in UHF Band V (typically from 580 MHz to 860
MHz). It was specified that one should be able to add monitoring equipment to an existing
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repeater station, as shown in Figure 2.4, without retuning of the RF circuits. This required a
VSWR less than 1.1:1. In order to eliminate co-channel interference it was also specified that
the channel isolation should be more than 60 dB when the isolation is in the off position.
It was decided to implement a distributed bandpass filter with PIN-diodes as switching
elements, roughly covering UHF Band V, with the necessary elements to provide DC biasing
paths and elements to compensate for PIN-diode parasitics when forward- or reverse biased.
The general bandpass filter concept is shown in Figure 2.5.
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ABSTRACT 
A double-pole change-over shunt PIN diode switch for television bands IV 
and V is described. The switch features very small reflection coefficients at 
all four ports in both switch states, low insertion loss and high isolation. The 
design is based on a short-step distributed band-pass filter, resulting in a 
very compact transmission line structure. 
1. INTRODUCTION 
The electronic switch described here was developed in response to a need 
for an rf switch for space diversity switching in a television repeater station. 
Two antennas, which are not subject to the same fading or interference 
mechanisms, are installed for the reception of the signal to be relayed. The 
rest of the system consists of a double-pole change-over rf switch, the 
repeater and an inexpensive signal monitoring and control system. The 
video signals are continuously monitored to determine which signal is most 
suitable for relaying. At any given moment, the best available signal is 
switched through to the transmitter. The switch can change state in a 
matter of microseconds, so that switch-over can be timed to take place in 
the field blanking interval. The application is illustrated in Fig. 1 .  
The electrical characteristics of the switch were to be such that the 
monitoring system could be added to existing repeater hardware without 
retuning the rf circuits. To achieve this, the VSWR of the switch was 
specified to be less than 1.1:l. To preserve the noise figure of the receiving 
system, insertion loss was required to be as small as possible. To prevent 
co-channel interference, the isolation of the switch in the off condition .had 
to be more than 60 dB. 
The performance of a PINdiode switch is limited by the parasitic elements 
of the diode. The iunction capacitance of a reverse-biased diode and the 
series inductance of a forward based diode restrict the operating bandwidth 
of a diode switch, while the minimum series resistance of a forward biased 
diode, and the maximum parallel resistance of a reverse biased diode place 
a limit on the insertion loss and/or isolation of a diode switch. 
Initial efforts concentrated on the development of a switch for band 111. The 
switch was based on a lumped-element band-pass filter with the necessary 
inductive elements for biasing and compensation of diode series 
inductance, and capacitive elements to compensate for diode junction 
capacitance. The final switch had reflection losses less than -32 dB over the 
full band [I]. 
Following successful implementation of the band 111 switch, development 
started on a switch for bands IV and V, where the distributed nature of the 
circuit had to be taken into account at the higher frequencies. The switch 
could in principle also be designed as a lumped element circuit by making 
the circuit very small, a technique that is used very successfully for switches 
with specified VSWR's of the order of 2:l by various manufacturers. 
However, the difficulty involved in tuning the elements of a microcircuit to 
achieve the performance specifications envisaged here, ruled out this 
approach. 
An alternate approach is to design a distributed filter with the necessary 
elements to provide dc biasing paths, and elements that can be used to 
compensate for d!ode parasitic elements. 
Fisher 121 described a technique for broadbanding PIN diode switches by 
embedding' shunt-mounted diodes in .a  filter structure described by 
Mumford, for which design tables were also published 131. The filter 
prototype and a single-pde double-throw PIN diode switch based on this 
general concept is shown schematically in Fig. 2. It should be noted that 
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Fig. 1.  Space diversity switching system for televi ion repeater station. 
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Fig. 2. (a) Bandpass filter structure for PIN diode switch. The electrical 
length of the transmission line elements is 90' at the centre frequency. 
(b) Stripline layout of a single-pole double-throw matched PIN-diode switch 
based on the filter in (a). 
0018-9316/88/0900-0331$01.00  1988 IEEE 
Figure 2.5: Basic bandpass filter concept. (a) Structure for PIN-diode switch. The electrical
length of the transmission line elements is 90◦ at the centre frequency. (b) Stripline layout of
matched PIN-diode switch, based on the filter in (a). From [7].
The filter design, however, was not a practical proposition for UHF implementation, as
each section of the filter is a quarter wavelength long (i.e. an electrical length of 90◦) [8]. For
example, for a filter with a centre frequency of 600 MHz, that would result in section lengths
of 125 mm each, and arm lengths of 375 mm each, for a switch with two shunt diodes per
arm.
In our case, a compact version of the filter shown in Figure 2.5, was designed and con-
structed [7], with electrical section lengths of 30◦. The stripline implementation of the four
port double-pole PIN-diode switch is shown in Figure 2.6. The diodes were separated by a
sixth of a wavelength, which is close to optimum for maximum isolation. The short circuit
stubs provided the DC bias to the diodes and also served as protection against lightning
discharges. The open circuit stubs provided the ability to compensate for the junction capa-
citances of reverse biased diodes.
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the switch is designed in such a way that the first section of the isolating 
arm (Yi, terminated by a conducting diode) serves as a shunt short circuit 
stub for the filter structure of the transmitting arm. Filters with Chebyshev 
passband responses can be used to design switches with very small 
passband reflection coefficients. 
Mumford's filter is not a practical proposition for UHF diode switches. Since 
each section of the filter is a quarter wavelength long (i.e. electrical length 
90') at the centre frequency, a filter with a centre frequency of 600 MHz and 
lines using airdidectric would consist of sections with a length of 125 mm 
each. This would result in an arm length of 375 mm. for a switch with two 
shunt diodes per arm. 
A compact band-pass filter, with electrical section lengths of 30°, was 
synthesized for use in the switch described here. With this filter an 
equivalent switch with two diodes per arm and air lines has side lengths of 
about 167 mm. The stripline layout of a switch based on this filter is shown 
in Fig. 3. The PIN diodes are separated by a sixth of a wavelength, which is 
close to the optimum spacing for maximum isolation. The short circuit 
stubs provide the dc return path for biasing purposes and also provide 
protection against lightning discharges. The open circuit stubs provide the 
means to compensate for the junction capacitances of reverse biased 
diodes. 
2. DESIGN OF THE SWITCH 
The microwave equivalent circuit for the filter on which the switch design is 
based, is shown in Fig. 4(d). In this figure, inductors represent short circuit 
stubs and capacitors open circuit stubs. The elements joining the resonant 
circuits represent cascade transmission lines, or unit elements (41. The unit 
elements and stubs all have the same electrical length. 
The design and synthesis of the prototype filter closely follows the 
approximation and synthesis procedures described in (51, where the 
mathematical details are treated. The steps in the design of the filter, shown 
in Fig. 4(d), are outlined in Figs. 4(a)-(d). 
The circuit in Fig. 4(a) is that of an 8th-order filter with a Chebyshev 
passband response. All elements have electrical lengths of 30' at the 
centre frequency. The topology of a filter is determined by the transmission 
zeros of the filter. In this case, the filter has 3 transmission zeros at p- m ,  
realised by .he open circuit stubs (i.e. the "capacitors"), 4 transmission 
zeros at p= l ,  corresponding to unit elements, and one at p=O, 
corresponding to the shorted stub (Le. the "inductol"'). p is Richard's 
variable [4], defined by 
p = u + jv = tanh(S7 ) (1) 
Here s is the Laplace variable and 7 is the delay time of the filter elements. 
Redundant elements are now introduced to obtain a symmetrical physical 
structure. In Fig. 4(a), the inductor La2 at position 2 is split into two 
inductors, one of which is transformed into Lb2 at position 6 in Fig. 4(b) by 
means of a Kuroda transformation [4]. The split is apportioned so that the 
resulting transformer ratio equals unity. 
The two equal-valued inductors L~Q at positions 2 and 6 in Fig. 4(b) are 
again split into two inductors each. At each end, one of the inductors is 
transformed to positions 0 and 8 respectively, subject to the condition that 
(Leo)-' = (Zed + (L2)-l (2) 
as shown in Fig. 4(c). The condition is imposed to ensure that all shunt 
stubs have the same characteristic impedance after joining the filters to 
form the switch, bearing in mind that the element ZCI in the isolating arm at 
each port of the switch will be switched in parallel with the shorted stub at 
this port by a conducting PIN diode, as shown in Fig. 3. Finally, the unit 
elements &3 and &5 at positions 3 and 5, and the capacitor cc6 at position 
6, are transformed into the equivalent form shown in Fig. 4(d) (51. 
Table 1 shows a selection of element values for the filter with unit load an 
source resistances. The relative bandwidth RBW and centre frequency fo 
for a filter with cut-off frequencies f l  and f2 are defined as 
RBW = (f2 - fl)/fo (3) 
PORT 
w3 
Fig. 3. Stripline form of a four port double-pole change-over matched PIN 
diode switch based on the filter described in this papaer. The electrical 
length of the transmission line elements is 30' at the centre frequency of the 
filter. Element values relate to Fig. 4(d). 
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mnow 
Fig. 4. Steps in the synthesis of the filter. (a) Synthesized prototype. (b) 
Transformer removed with Kuroda transformation. (c) Further Kuroda 
transformation to obtain shorted stubs at the ends of the filter. (d) Final 
symmetrical filter with resonators spaced 60' (electrical) apart at the centre 
frequency. The capacitive elements are used to compensate for PIN diode 
junction capacitance. 
fo = (fl + f2)/2 (4) 
Figure 2.6: Stripline form of a four port double-pole PIN-diod switch. The electrical length
of the transmission line elements is 30◦ at the centre frequency of the filter. Element values
relate to Figure 2.7(d). From [7].
The steps in the design of the 8th order Chebychev filter is shown in Figure 2.7(a)–(d).
The equivalent circuit of the filter on which the final design is based, is shown in Figure
2.7(d).
The physical construction of the final switch is shown in Figure 2.8. All lines were in
10×10 mm square channels that were machined in aluminum. Square brass centre con-
ductors were used for the open circuit stubs, while copper wire was used for the centre
conductors of the other lines. The open circuit stubs were kept in place by shims of low-loss
foam, which, in turn, supported the copper wire lines. The port connections were made
with N connectors.
The parasitic series inductance of the shunt mounted diodes was resonated out at the
centre frequency of the switch by mounting the diode in series with a capacitor, as shown in
Figure 2.6. Mylar plastic film was used as dielectric for disc capacitors, which formed part of
the diode mounts. The junction capacitance of the shunt-mounted diodes was compensated
f r by the reduction of the length of the open circuit stub next to the diode. HP5082-3101
PIN-diodes were used in the switch.
The best and worst measured port reflection coefficients of the four-port switch are
shown in Figure 2.9, and the measured isolation between two ports in Figure 2.10.
A four-port two-pole RF switch for television broadcasting was successfully designed
and constructed. The measured reflection coefficients (Figure 2.9) confirmed that the target
VSWR of 1.1:1 was achieved over an operating bandwidth of 650–860 MHz. The measured
isolation between arms in the blocking state was better than 65 dB (Figure 2.10), while the
measured insertion loss was less than 0.3 dB over the operating bandwidth.
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the switch is designed in such a way that the first section of the isolating 
arm (Yi, terminated by a conducting diode) serves as a shunt short circuit 
stub for the filter structure of the transmitting arm. Filters with Chebyshev 
passband responses can be used to design switches with very small 
passband reflection coefficients. 
Mumford's filter is not a practical proposition for UHF diode switches. Since 
each section of the filter is a quarter wavelength long (i.e. electrical length 
90') at the centre frequency, a filter with a centre frequency of 600 MHz and 
lines using airdidectric would consist of sections with a length of 125 mm 
each. This would result in an arm length of 375 mm. for a switch with two 
shunt diodes per arm. 
A compact band-pass filter, with electrical section lengths of 30°, was 
synthesized for use in the switch described here. With this filter an 
equivalent switch with two diodes per arm and air lines has side lengths of 
about 167 mm. The stripline layout of a switch based on this filter is shown 
in Fig. 3. The PIN diodes are separated by a sixth of a wavelength, which is 
close to the optimum spacing for maximum isolation. The short circuit 
stubs provide the dc return path for biasing purposes and also provide 
protection against lightning discharges. The open circuit stubs provide the 
means to compensate for the junction capacitances of reverse biased 
diodes. 
2. DESIGN OF THE SWITCH 
The microwave equivalent circuit for the filter on which the switch design is 
based, is shown in Fig. 4(d). In this figure, inductors represent short circuit 
stubs and capacitors open circuit stubs. The elements joining the resonant 
circuits represent cascade transmission lines, or unit elements (41. The unit 
elements and stubs all have the same electrical length. 
The design and synthesis of the prototype filter closely follows the 
approximation and synthesis procedures described in (51, where the 
mathematical details are treated. The steps in the design of the filter, shown 
in Fig. 4(d), are outlined in Figs. 4(a)-(d). 
The circuit in Fig. 4(a) is that of an 8th-order filter with a Chebyshev 
passband response. All elements have electrical lengths of 30' at the 
centre frequency. The topology of a filter is determined by the transmission 
zeros of the filter. In this case, the filter has 3 transmission zeros at p- m ,  
realised by .he open circuit stubs (i.e. the "capacitors"), 4 transmission 
zeros at p= l ,  corresponding to unit elements, and one at p=O, 
corresponding to the shorted stub (Le. the "inductol"'). p is Richard's 
variable [4], defined by 
p = u + jv = tanh(S7 ) (1) 
Here s is the Laplace variable and 7 is the delay time of the filter elements. 
Redundant elements are now introduced to obtain a symmetrical physical 
structure. In Fig. 4(a), the inductor La2 at position 2 is split into two 
inductors, one of which is transformed into Lb2 at position 6 in Fig. 4(b) by 
means of a Kuroda transformation [4]. The split is apportioned so that the 
resulting transformer ratio equals unity. 
The two equal-valued inductors L~Q at positions 2 and 6 in Fig. 4(b) are 
again split into two inductors each. At each end, one of the inductors is 
transformed to positions 0 and 8 respectively, subject to the condition that 
(Leo)-' = (Zed + (L2)-l (2) 
as shown in Fig. 4(c). The condition is imposed to ensure that all shunt 
stubs have the same characteristic impedance after joining the filters to 
form the switch, bearing in mind that the element ZCI in the isolating arm at 
each port of the switch will be switched in parallel with the shorted stub at 
this port by a conducting PIN diode, as shown in Fig. 3. Finally, the unit 
elements &3 and &5 at positions 3 and 5, and the capacitor cc6 at position 
6, are transformed into the equivalent form shown in Fig. 4(d) (51. 
Table 1 shows a selection of element values for the filter with unit load an 
source resistances. The relative bandwidth RBW and centre frequency fo 
for a filter with cut-off frequencies f l  and f2 are defined as 
RBW = (f2 - fl)/fo (3) 
PORT 
w3 
Fig. 3. Stripline form of a four port double-pole change-over matched PIN 
diode switch based on the filter described in this papaer. The electrical 
length of the transmission line elements is 30' at the centre frequency of the 
filter. Element values relate to Fig. 4(d). 
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Fig. 4. Steps in the synthesis of the filter. (a) Synthesized prototype. (b) 
Transformer removed with Kuroda transformation. (c) Further Kuroda 
transformation to obtain shorted stubs at the ends of the filter. (d) Final 
symmetrical filter with resonators spaced 60' (electrical) apart at the centre 
frequency. The capacitive elements are used to compensate for PIN diode 
junction capacitance. 
fo = (fl + f2)/2 (4) 
Figure 2.7: Steps in the synthesis of the filter. (a) Synthesized prototype. (b) Transformer
removed with Kuroda transf rm tion. (c) Further Kuro a transformatio to obtain shorted
stubs at the ends of the filter. (d) Final symmetrical filter with resonators spaced 60◦ (elec-
trical) apart at the centre frequency. The capacitive elements are used to compensate for
PIN-diode junction capacitance. From [7].
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TABLE 1 
Normalised element Values of filter in Fig. 4(d) 
All line lengths are 30' at centre frequency 
Max. Rel. 
Refl. B.W. LCO Cao Zei Lc2 Cd2 b4 
(dB) % 
10 60 1.137 3.816 1.844 2.964 2.900 1.424 
15 50 1.248 3.381 2.216 2.856 2.659 1.763 
20 42.5 1.332 3.115 2.490 2.861 2.497 2.049 
25 37.5 1.445 2.855 2.695 3.115 2.303 2.297 
30 32.5 1.507 2.719 2.845 3.204 2.210 2.494 
35 27.5 1.510 2.690 2.953 3.087 2.206 2.645 
40 22.5 1.441 2.778 3.030 2.747 2.305 2.753 
Fig. 5 shows the magnitudes of the scattering coefficients of a typical ideal 
filter. 
To illustrate the design procedure, the synthesis of a filter with 32,5% 
relative bandwidth and a reflection coefficient with a magnitude smaller than 
-30 dB is given in Appendix A. 
Fig. 6. Physical construction of the matched double-pole change-over 
650-860 MHZ rf Switch. 
TABLE 2 
TRANSMISSION LINE DATA FOR FIG. 6 
t I I I h f i h l  I I I 1v 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 
NORMAUSED FREQUENCY 
Fig. 5. Magnitude of the scattering parameters of an ideal filter with 
passband reflection coefficient magnitude less than -35 dB and 275% 
relative bandwidth. 
3. IMPLEMENTATION 
The transmission line elements of the final switch are listed in Table 2. All 
lines are constructed in a 10x10 mm. square channel machined in 
Aluminum, as shown in Fig. 6. The brass centre conductors of the open 
circuit stubs are of square cross section. Copper wire is used for the centre 
conductors of the other lines. The open-circuit stubs are supported in the 
channel by shims of rigid low-loss foam, and these in turn support the 
copper wire lines. The port connections are made via N connectors which 
contact the open circuit stubs. 
The parasitic elements of the PIN diodes are taken into account as follows. 
The series inductance of the shunt mounted diodes is resonated out at the 
centre frequency of the switch by mounting the diode in series with a 
capacitor, as shown in Fig. 3. In the switch described here, mylar plastic 
film was used as dielectric for disc capacitors which formed part of the 
diode mounts. The junction capacitance of the shunt-mounted diodes is 
compensated for by reducing the length of the open circuit stub next to the 
diode. 
tiP5082-3101 PIN diodes were used in the switch. Final compensation of 
the diode parasitic elements was achieved by optimisation with a 
commercially available optimisation program, using the element values of 
the filter described above as initial values. The resulting switch had a 
theoretical passband extending from 650 to 860 MHz and reflection 
coefficients with magnitudes less than -27 dB. 
Line 
No. 
1,lO 
2, l l  
3,9 
4,7 
58 
6 
Characteristic 
Impedance (Ohms) 
135,7 
27,34 
130,6 
154,4 
142,s 
._ 
Length 
(mm) 
44.8 
38,4 
38,9 
43,3 
26,4 
62,9 
~~ 
4. RESULTS 
The switch proved to be quite difficult to build. It was found that the design 
had to be implemented very accurately, as certain filter elements are shared 
by the four arms. Nevertheless, accurate construction resulted in a switch 
with very satisfactory performance. The target 1.1:i VSWR was met, as 
shown by the measured reflection coefficients, representing the best and 
worst responses, in Fig. 7. The isolation of the arms in the blocking state 
was better than 65 dB, Fig. 8, and the insertion loss of the switch was less 
than 0.3 dB over the operating bandwidth. 
5. CONCLUSION 
The design of a four-port two-pole change-over RF switch for television 
broadcasting applications has been described. The switch is characterised 
by low insertion loss, good isolation and excellent VSWR over an operating 
bandwidth of 650-860 MHz. It is suitable as a "drop-in" device in existing 
repeaters, requiring no retuning of the rf circuitry. Although not designed to 
switch high-power signals, the switch should easily handle 50-1OOW CW 
signals. 
The compact filter structure notwithstanding. the final switch is rather bulky. 
Work is currently in progress to develop a smaller model with increased 
bandwidth. A coupled line topology is being investigated. 
Figure 2.8: Physical construction of the PIN-diode RF switch. From [7].
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APPENDIX A 
The synthesis of a filter with 32,5% relative bandwidth and a reflection 
coefficient with magnitude less than -30 dB in the passband proceeds as 
follows. Reference is made to equations in [5]. To save space, the 
equations are not repeated here. 
From (51 eqns. (6) and (7), the transformed centre- and cut-off frequencies 
are vm =0,5774=tan(3O0J, VI =0,4690 and v2=0,6970. From Feldtkeller’s 
equation, IS11 1 2 +  IS21 I =1, the value of IS21 l 2  in the passband for a 
reflection coefficient with a magnitude of -30 dB is calculated as 0,9990. 
From (51 eqn. (15), the parameter $= (1/0.9990 - 1) =0,001 is found. 
Under transformation h8) in [5], the transmission zeros at infinite frequency 
map onto the points z = 1 in the z-plane. Transmission zeros at p2= 1 map 
onto z2= (1 +0.4858)/(1 +0,2200) = 1,2179, and transmission zeros at p =O 
onto z2 = 2,20116. 
The polynomial P(z) in eqns. (9) and (10) of [5] is now constructed as 
where the three terms correspond to transmission zeros at infinity, zero and 
p2= 1. Up to this point, the transmission zero at p = O  represents the only 
departure from the development in 151. 
The transmission coefficient (11) in [5] can now be calculated by 
constructing the characteristic function F(z) and by transforming it back to 
the p-plane. This entails straightforward but tedious arithmetic. After 
factorization of polynomials, the transmission parameters are found [6]: 
P(Z) = (1 +~)~(i,41161 +~) (1 ,1036+~)~  
A = (24.643p + 243.859p3+ 714.622p5+ 633.421 p7)/(p(l -p2)’) 
B= (28.5193p2+ 171.4128~~+232.9412p~)/(p(l-p~)~) 
c= (21.258+293.79p2+ 1380.45p4+2618.98p6+ 1722.41p8)/(p(l-p2)2) 
D= (24.6431p+243.8590p3+714.6224p5+633.4205p7)/(p(1-p2)2) 
500 600 700 800 900 1000 
FREQUENCY, MHz 
Fig. 7. Measured reflection coefficients at two ports of the switch. 
-80 * 
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FREQUENCY. MHz 
Fig. 8. Measured isolation between two ports. 
The first dement, the shunt capacitor at position 0 in Fig. 4(a), is extracted 
by premultiplying the transmission parameters with the inverse transmission 
matrix of the section, 
E :I-’ = [; 3 
and solving for C to reduce the order of parameters C and D. 
With C = 2.7192, the resulting transmission parameters are 
A = (24.6431p+243.859Op3+714.6224p5+633.42O5p7)/(p(l-p2)2) 
B = (28.5193p2+ 171 .4128p4+232.9412p6)/(p(l-p2)*) 
c = (21.25a7+226.7~p2+717.3497p4+675.7602p6)/(p(~-p2)2) 
D = (24.€431p+ 166.3085p3+248.51 17~?/ (p ( l -p~)~)  
The next dement in Fig. 4(a) is extracted by premultiplying the transmission 
matrix of the reduced network with the inverse transmission matrix of a unit 
dement, 
is determined to lower the orders of parameters A and B by cancellation 
with afactor (1-p2). With &=0,9850 the parameters are reduced to 
A = (3.7032p+24.1763p3+32.2062p~/(p(1-p2)~(1-p2)) 
B = (4.2457p2 + 11 .8439p4)/(p(l-p2)~(1 -p2)) 
C = (21.2587 + 223.027~~ +692.805p4 +643.064p6)/(p(l -p2)d(l -p2)) 
D = (24.6431 p + 161 .%82p3 +2%.4875p?/(p(l -p2) d ( 1  -p2)) 
Figure 2.9: The best and worst measured port reflection coefficients of the switch. From [7].
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APPENDIX A 
The synthesis of a filter with 32,5% relative bandwidth and a reflection 
coeffici nt with magnitude less th n -30 dB in the passband proceeds as 
follows. Reference is made to equations in [5]. To save space, the 
equations are not repeated here. 
From (51 eqns. (6) and (7), the transformed centre- and cut-off frequencies 
are vm =0,5774=tan(3O0J, VI =0,4690 and v2=0,6970. From Feldtkeller’s 
equation, IS11 1 2 +  IS21 I =1, the value of IS21 l 2  in the passband for a 
reflection coefficient with a magnitude of -30 dB is calculated as 0,9990. 
From (51 q . (15), the parameter $= (1/0.9990 - 1) =0,001 is found. 
Under tra sform ion h8) in [5], the transmission zeros at infinite frequency 
ap onto the points z = 1 i  the z-plane. Transmission zeros at p2= 1 map 
onto z2= (1 +0.4858)/(1 +0,2200) = 1,2179, and transmission zeros at p =O 
onto z2 = 2,20116. 
The polynomial P(z) in eqns. (9) and (10) of [5] is now constructed as 
where the three terms correspond to transmission zeros at infinity, zero and 
p2= 1. Up to this point, the transmission zero at p = O  represents the only 
departure from the development in 151. 
The transmission coefficient (11) in [5] an now be calculated by 
constructing the characteristic function F(z) and by transforming it back to 
the p-plane. This entails straightforward but tedious arithmetic. After 
factorization of polynomials, the transmission parameters are found [6]: 
P(Z) = (1 +~)~(i,41161 +~) (1 ,1036+~)~  
A = (24.643p + 243.859p3+ 714.622p5+ 633.421 p7)/(p(l -p2)’) 
B= (28.5193p2+ 171.4128~~+232.9412p~)/(p(l-p~)~) 
c= (21.258+293.79p2+ 1380.45p4+ 618.98p6+ 1722.41p8)/(p(l-p2)2) 
D= (24.6431p+243.8590p3+714.6224p5+633.4205p7)/(p(1-p2)2) 
500 600 700 800 900 1000 
FREQUENCY, MHz 
Fig. 7. Measured reflection coefficients at two ports of the switch. 
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Fig. 8. Measured isolation betwe n two p t . 
The first dement, the shunt capacitor at position 0 in Fig. 4(a), is extracted 
by premultiplying the transmission parameters with the inverse transmission 
matrix of the section, 
E :I-’ = [; 3 
and solving for C to reduce the order of parameters C and D. 
With C = 2.7192, the resulting transmission parameters are 
A = (24.6431p+243.859Op3+714.6224p5+633.42O5p7)/(p(l-p2)2) 
B = (28.5193p2+ 171 .4128p4+232.9412p6)/( (l-p2)*) 
c = (21.25a7+226.7~p +717.3497 4+675.7602p6)/(p(~-p2)2) 
D = (24.€431p+ 166.3085p3+248.51 17~?/ (p ( l -p~)~)  
The next dement in Fig. 4(a) is extracted by premultiplying the transmission 
matrix of the reduced network with the inverse transmission matrix of a unit 
dement, 
is determined to lower the orders of parameters A and B by cancellation 
with afactor (1-p2). With &=0,9850 the parameters are reduced to 
A = ( .7032p+24.1763p3+32.2062p~/(p(1-p2)~(1-p2)) 
B = (4.2457p2 + 11 .8439p4)/(p(l-p2)~(1 -p2)) 
C = (21.2587 + 223.027~~ +692.805p4 +643.064p6)/(p(l -p2)d(l -p2)) 
D = (24.6431 p + 161 .%82p3 +2%.4875p?/(p(l -p2) d ( 1  -p2)) 
Figure 2.10: Measured isolation between two ports. From [7].
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 2. THE SEMICONDUCTOR DAYS 14
2.3 Monte Carlo particle simulation of microwave diode
structures
Our research on high-frequency diode applications almost naturally branched out to more
sophisticated simulation methods, to get a more fundamental understanding of semicon-
ductor device behavior, specifically devices that can be used for the generation of AC power,
such as Gunn- and IMPATT diodes [9].
In order to understand the inherent oscillatory capabilities of (say) a Gunn-diode, it
is important to understand and also simulate the fundamental properties of the applica-
ble semiconductor materials, something that is not possible using conventional simulation
techniques, as was used in the simulation of the high-voltage diodes that were discussed in
Section 2.1.
Kurosawa [10] first reported on the use of the Monte Carlo particle simulation technique
for semiconductor materials and devices in 1966. The Monte Carlo technique is used to
model physical processes that are based on probability distributions, such as in the case of
semiconductor materials. In semiconductor devices this technique tracks the dynamics of
charge carriers in a specified device geometry, when subjected to external forces, such as an
applied voltage or current. The technique is inherently computationally intense, as a large
number of charge carriers (typically more than 25 000) have to be tracked for the full dura-
tion of the simulation, for the results to be accurate. This entails that the electric field needs
to be determined throughout the structure and that the effect of the field on each charge
carrier has to be determined. The latter includes the movement of a charge carrier under the
influence of the electric field and also the statistical determination of the possible particle
scattering process that may take place. These calculations will put the charge carriers statis-
tically at a different position at time t+ δt, which will have an influence on the electric field
throughout the structure. The new electric field values thus need to be calculated again and
the process is thus repeated for the duration of the simulation period. In this way all the
charge carriers are tracked and terminal characteristics, such as current and/or voltage, can
be determined. A flow diagram of the simulation process [11] is shown in Figure 2.11.
A PhD student, Robert van Zyl, developed Monte Carlo particle simulation software and
successfully used it in the design and optimization of GaAs Gunn-diodes [12]. It was shown
that a fundamental understanding of the energy band structure of a semiconductor, i.e. an
electron’s energy with respect to its wave vector k, was important, as that was indicative of
the energy states that electrons can occupy, and thus the dynamic behavior of a device.
When electron transport is studied it is sufficient to look at the local band minima, as
electrons are usually located near the bottom of the energy band valleys. At low electron
energy values the energy-wave vector (E− k) relationship can be approximated by parabo-
las [13].
In Figure 2.12 [14] a two-valley parabolic approximation is shown for GaAs. This ap-
proximation was implemented in the Monte Carlo simulation software and is sufficient for
most moderate-field applications.
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Figure 1. Flow chart for a typical Monte Carlo device simulation algorithm.
imperfections or impurities, thermal vibrations of the atoms inside the crystal or even other free
charge particles.
The typicalMC algorithm for semiconductor simulations has been dealt with thoroughly in the
literature, for example References [6}9], and will not be discussed here. For the sake of reference
the #ow chart of a typical MC device simulation, where the internal "eld distribution is solved
consistently with the time evolution of the charge density distribution and the imposed boundary
conditions on the device, is shown in Figure 1. ¹
!"#$
refers to the time interval between successive
"eld updates, while t
%
and t
&''
refer to the free #ight and accumulation of free #ight times,
respectively, for a certain particle. To ensure reliable and stable simulations, consistency between
the time evolution of the charge density distribution and internal "eld distribution has to be
maintained. This is accomplished by choosing values for ¹
!"#$
much smaller than the inverse of
the plasma frequency [10], typically of the order 10 fs. A fast direct Poisson solver, based on the
FACR-algorithm developed by Hockney [11], has been implemented.
372 R. R. VAN ZYL, W. J. PEROLD AND H. GROBLER
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Figure 2.11: Flow diagram of a typical Monte Carlo device simulation algorithm. From [11].
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The parabolic two-valley approximation is very simple to 
implement and proves sufficient for most moderate-field 
applications. A two-valley parabolic approximation to the 
energy band of GaAs is shown in Figure 3. In terms of this 
parabolic approximation, the energy of an electron in each 
valley is given by 
h2k2  E =- 
2 m  
1: (1) 
with k the magnitude of the wave vector, m* the effective 
mass of the electron associated with that valley and h the 
reduced Planck constant. 
The effective mass of a free electron in a semiconductor 
differs from the mass of a free electron in a vacuum due to 
the interaction of the electrons with the atoms of the 
crystal. An electron in a semiconductor behaves 
dynamically as a classical particle with mass m'. It is 
important to note that the band structure of the central r- 
valley has a sharper curvature than that of the satellite L- 
valley. From (1) it follows that the effective mass 
associated with an electron in the central valley, m;, is 
much less than the effective mass associated with an 
electron in the L-valley, m;. (m;=5*m; for GAS) This 
phenomenon is fundamental to the Gunn-effect as will be 
explained later. The energy gap A shown in Figure 3 is the 
energy that an electron in the r-valley will have to acquire 
before it could undergo a transition to the L-valley. For 
GaAs A=0.36eV. 
B. The transferred electro,n mechanism 
When no bias is applied to a semiconductor, almost all the 
electrons occupy the r-valley since their respective thermal 
energies are usually much less than the energy gap A. If 
the sample is biased, the electrons are accelerated by the 
applied electric field and may gain sufficient energy to be 
transferred to the satellite valley. This phenomenon is 
verified by Monte Carlo simulations and illustrated by the 
graphs in Figure 4. 
It is clear from the graphs in Figure 4 that the mean 
electr n energy increases :For increasing biasing fields. 
This results in an ever increasing number of electrons 
gaining enough energy (0.36eV for GaAs) to be bridge the 
gap between the I?- and L-vidleys and be transferred from 
the lower I'-valley to the upper L-valley. Significant 
population of the L-valley takes place for biasing 
exceedin  0.4 MVm-'. 
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Fig.4 Valley occupation of electrons in bulk GaAs for three applied 
electrical fields, namely O.lMVm", D.4MVm" and 1MVm.l respectively. 
As expected, the mean energy of the ensemble of electrons increase with 
stronger applied fields. Significant population of the satellite L-valley 
takes place at fields exceeding 0.4MVm-'. 
408 
Figure 2.12: Parabolic two-valley approximation of the energy band structure of GaAs,
showing the central valley (Γ) and one sa elli e (L) v lley. Th energy gap (∆) is the e ergy
that is required for an electron to jump from the central valley to the satellite v lley. From
[14].
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With no bias applied to the GaAs, virtually all the electrons will occupy the Γ-valley,
because their individual thermal energy values will be less than the energy gap (∆). With
an increase in bias an increasing number of electrons are accelerated and they may gain
sufficient energy (> ∆) to be transferred to the L-valley. This phenomenon is known as the
transferred electron mechanism.
A bulk GaAs sample (∆=0.36 eV) was simulated at different bias values to verify the
transferred electron mechanism [14], by looking at the electron occupancy of the Γ- and L-
valley. The simulated results are shown in Figure 2.13 at electric field values of 0.1 MV/m,
0.4 MV/m and 1 MV/m, respectively.
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WAVE VECTOR 
Fig. 2. The full energy band structure of GaAs. Both valence 
(negative electron energy) and conduction (positive electron 
energy) bands are shown [3, p.41. 
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Fig. 3. A simplified band structure of GaAs with the central (I3 
and one satellite (L) valley shown. The energy gap (A) is the energy 
needed before an electron can undergo acentral to satellite transition. 
The parabolic two-valley approximation is very simple to 
implement and proves sufficient for most moderate-field 
applications. A two-valley parabolic approximation to the 
energy band of GaAs is shown in Figure 3. In terms of this 
parabolic approximation, the energy of an electron in each 
valley is given by 
h2k2  E =- 
2 m  
1: (1) 
with k the magnitude of the wave vector, m* the effective 
mass of the electron associated with that valley and h the 
reduced Planck constant. 
The effective mass of a free electron in a semiconductor 
differs from the mass of a free electron in a vacuum due to 
the interaction of the electrons with the atoms of the 
crystal. An electron in a semiconductor behaves 
dynamically as a classical particle with mass m'. It is 
important to note that the band structure of the central r- 
valley has a sharper curvature than that of the satellite L- 
valley. From (1) it follows that the effective mass 
associated with an electron in the central valley, m;, is 
much less than the effective mass associated with an 
electron in the L-valley, m;. (m;=5*m; for GAS) This 
phenomenon is fundamental to the Gunn-effect as will be 
explained later. The energy gap A shown in Figure 3 is the 
energy that an electron in the r-valley will have to acquire 
before it could undergo a transition to the L-valley. For 
GaAs A=0.36eV. 
B. The transferred electro,n mechanism 
When no bias is applied to a semiconductor, almost all the 
electrons occupy the r-valley since their respective thermal 
energies are usually much less than the energy gap A. If 
the sample is biased, the electrons are accelerated by the 
applied electric field and may gain sufficient energy to be 
transferred to the satellite valley. This phenomenon is 
verified by Monte Carlo simulations and illustrated by the 
graphs in Figure 4. 
It is clear from the graphs in Figure 4 that the mean 
electron ene gy inc ases :For increasing biasing fields. 
This results in an ever increasing number of electrons 
gaining enough energy (0.36eV for GaAs) to be bridge the 
gap between the I?- and L-vidleys and be transferred from 
the lower I'-valley to the upper L-valley. Significant 
population of t e L-valley takes place for biasing 
exceeding 0.4 MVm-'. 
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Fig.4 Valley occupation of electrons in bulk GaAs for three applied 
electrical fields, namely O.lMVm", D.4MVm" and 1MVm.l respectively. 
As expected, the mean energy of the ensemble of electrons increase with 
stronger applied fields. Significant population of the satellite L-valley 
takes place at fields exceeding 0.4MVm-'. 
408 
Figure 2.13: Valley occupation of electrons in bulk GaAs for three applied electric field va-
lues, namely 0.1 MV/m, 0.4 MV/m and 1 MV/m, respectively. F om [14].
It is quite clear from Figure 2.13 that an ever increasing number of electrons will gain
enough energy (0.36 eV for GaAs) to be transferred from the Γ- to the L-valley as the bias is
increased, with a significant electron population in the L-valley at 1 MV/m.
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The electrons that have been transferred to the L-valley will immediately move slower,
due to an increase in their effective mass. This will result in a decrease in the average drift
velocity, and thus the current, as the electric field is increased. A region of negative dif-
ferential resistance (NDR) can thus occur for electric fields above a certain threshold value.
This phenomenon is important as it is the fundamental reason why oscillatory behavior is
possible in these type of devices. The simulated steady-state average electron drift velocity
of a bulk sample of GaAs at room temperature (T=300 K) is shown in Figure 2.14.
The electrons that have been transferred from the I“-valley 
to the L-valley will immediately move slower due to the 
increase in their effectiv  mass. The average drift velocity 
of the electrons, and consequently the current, will 
therefore decrease with an increase in the applied field. 
This manifests a region of negative differential resistance 
(NDR) for applied fields exceeding 0.4 MVm-I, as shown 
in Figure 5. 
Fig. 5 The simulated steady-state average drift velocity of 
electrons in bulk GaAs as a function of the applied electnc field 
at 300K. The regon of NDR is indicated. 
C. The formation of Gunn-domains 
The question of exactly how the NDR phenomenon in 
GaAs results in Gunn-oscillations can now be answered 
with the aid of Figure 6. 
A sample of uniformly doped n-type GaAs of length L is 
biased with a constant voltage source V,. The electric field 
is therefore constant and its magnitude given by E, = V& 
From the bottom graph in Figure 6 it is clear that the 
electrons flow from cathode to anode with constant 
velocity vs. 
It is now assumed that a small local perturbation in the net 
charge arises at t = to. This is indicated by the solid curve 
in Figure 6. This non-uniformity can, for example, be the 
result of local thermal drift of electrons. The resulting 
electric field distribution is also shown (solid curve). 
The electrons at point A, experiencing an electric field E,, , 
will now travel to the anode with velocity v,. The 
electrons at point B are subjected to an electric field EH,. 
They will therefore drift towards the anode with velocity 
v2, which is smaller than v,. Consequently, a pile-up of 
electrons will occur between A and B, increasing the net 
negative charge in that region. The region immediately to 
the right of B will become progressively more depleted of 
electrons, due to their higher drift velocity towards the 
anode than those at B. 
The initial charge perturbation will therefore grow into a 
dipole domain, commonly known as Gunn-domains. 
Gunn-domains will grow while propagating towards the 
anode until a stable domain has been formed. A stable 
domain is shown at a time instance t > to, indicated by the 
dashed curve. At this point in time, the domain has grown 
sufficiently to ensure that electrons at both points C and D 
move at the same velocity, v, ,  as is clear from the bottom 
graph in Figure 6. 
I 
I !  I 
&2 416 4n 4e 
Becbicfield 
Fig. 6. A graphical illustration of the formation of Gum-domains. 
It is important to note that the sample had to be biased in 
the NDR region (see Figure 5) to produce a Gunn-domain. 
Once a domain has formed, the electric field in the rest of 
the sample falls below the NDR region and will therefore 
inhibit the formation of a second Gunn-domain. 
As soon as the domain is absorbed by the anode contact 
region, the average electric field in the sample rises and 
domain formation can again take place. The successive 
formation and drift of Gunn-domains through the sample 
lead to a.c. current oscillations observed at the contacts. In 
this mode of operation, called the Gunn-mode, the 
frequency of the oscillations is dictated primarily by the 
annihilated at the anode. This is roughly the length of the 
active region of the sample, L. The value of the d.c. bias 
will of course also affect the drift velocity of the domain, 
and consequently the frequency. 
distance the domains have to travel before being 
The process of domain growth, drift and absorption at the 
anode is verified by the simulation results for a 5 pn GaAs 
sample shown in Figures 7 and 8. The sample is uniformly 
doped with concentration l O ” ~ m ‘ ~  and biased at 5V. The 
frequency of oscillation is roughly 25GHz. 
409 
Figure 2.14: Simulated steady-state average electron drift velocity of a bulk sample of GaAs
at room temperature (T=300 K). The NDR region is shown. From [14].
It is clear that a negative differential resistance (NDR) region is starting to form at an
electric field value of about 0.4 MV/m for a bulk GaAs sample.
An excerpt from a laboratory notebook of J.B. Gunn is shown in Figure 2.15. On the line
for 704 V, he has written the word "noisy" (underlined in red). He later described it as the
"most important single wor " he has ver written. He had inadvertently observed the NDR
region when the applied voltage was increased to 704 V.
The reason why the formation of an NDR region can lead to oscillations is not straight-
forward, but depends on the formation of so-called Gunn-domains that sustainably traverse
a biased GaAs sample with length L, as shown in Figure 2.16. For Gunn-domains to develop,
the electric field (Eo = Vo/L) must be high enough to bias the device in the NDR region. For
a Gunn-domain to form, it is assumed that a local charge perturbation occurs at a specific
time instance. The perturbation can be, for example, the result of local thermal drift of elec-
trons. The charge perturbation may lead, for example, to a local increase in el ctric field at
a specific point, and thus a local increase in drift velocity (see Figure 2.14). This will cause
a local pileup of charge, due to the slower drift velocity of the electrons immediately to the
right of the perturbation. The initial charge perturbation will grow as it drifts towards the
anode and will eventually form a stable charge dipole domain, known as a Gunn-domain.
As the Gunn-domain is absorbed by the anode, the average electric field will rise, and do-
main formation will start again. The sustained formation and absorption of Gunn-domains
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Figure 2.15: An excerpt from a laboratory notebook of J.B. Gunn on which he made the
discovery of the Gunn-effect. The word "noisy" is underlined in red. From [14].
are known as the Gunn-mode, and the frequency of oscillation is determined by the length
of the device (L) and also the applied bias voltage.
The electrons that have been transferred from the I“-valley 
to the L-valley will immediately move slower due to the 
increase in their effective mass. The average drift velocity 
of the electrons, and consequently the current, will 
therefore decrease with an increase in the applied field. 
This manifests a region of negative differential resistance 
(NDR) for applied fields exceeding 0.4 MVm-I, as shown 
in Figure 5. 
Fig. 5 The simulated steady-state average drift velocity of 
electrons in bulk GaAs as a function of the applied electnc field 
at 300K. The regon of NDR is indicated. 
C. The formation of Gunn-domains 
The question of exactly how the NDR phenomenon in 
GaAs results in Gunn-oscillations can now be answered 
with the aid of Figure 6. 
A sample of uniformly doped n-type GaAs of length L is 
biased with a constant voltage source V,. The electric field 
is therefore constant and its magnitude given by E, = V& 
From the bottom graph in Figure 6 it is clear that the 
electrons flow from cathode to anode with constant 
velocity vs. 
It is now assumed that a small local perturbation in the net 
charge arises at t = to. This is indicated by the solid curve 
in Figure 6. This non-uniformity can, for example, be the 
result of local thermal drift of electrons. The resulting 
electric field distribution is also shown (solid curve). 
The electrons at point A, experiencing an electric field E,, , 
will now travel to the anode with velocity v,. The 
electrons at point B are subjected to an electric field EH,. 
They will therefore drift towards the anode with velocity 
v2, which is smaller than v,. Consequently, a pile-up of 
electrons will occur between A and B, increasing the net 
negative charge in that region. The region immediately to 
the right of B will become progressively more depleted of 
electrons, due to their higher drift velocity towards the 
anode than those at B. 
The initial charge perturbation will therefore grow into a 
dipole domain, commonly known as Gunn-domains. 
Gunn-domains will grow while propagating towards the 
anode until a stable domain has been formed. A stable 
domain is shown at a time instance t > to, indicated by the 
dashed curve. At this point in time, the domain has grown 
sufficiently to ensure that electrons at both points C and D 
move at the same vel city, v, ,  as is clear from the bottom 
graph in Figure 6. 
I 
I !  I 
&2 416 4n 4e 
Becbicfield 
Fig. 6. A graphical illustration of the formation of Gum-domains. 
It is important to note that the sample had to be biased in 
the NDR region (see Figure 5) to produce a Gunn-domain. 
Once a domain has formed, the electric field in the rest of 
the sample falls below the NDR region and will therefore 
inhibit the formation of a second Gunn-domain. 
As soon as the domain is absorbed by the anode contact 
region, the average electric field in the sample rises and 
domain formation can again take place. The successive 
formation and drift of Gunn-domains through the sample 
lead to a.c. current oscillations observed at the contacts. In 
this mode of operation, called the Gunn-mode, the 
frequency of the oscillations is dictated primarily by the 
annihilated at the anode. This is roughly the length of the 
active region of the sample, L. The value of the d.c. bias 
will of course also affect the drift velocity of the domain, 
and consequently the frequency. 
distance the domains have to travel before being 
The process of domain growth, drift and absorption at the 
anode is verified by the simulation results for a 5 pn GaAs 
sample shown in Figures 7 and 8. The sample is uniformly 
doped with concentration l O ” ~ m ‘ ~  and biased at 5V. The 
frequency of oscillation is roughly 25GHz. 
409 
Figure 2.16: Schematic of a biased GaAs device with length L. From [14].
The Gunn-mode was verified by Monte Carlo simulation for a 5 µm GaAs device, uni-
formly doped with a concentration of 1015 cm−3 and at a bias voltage of 5 V. The oscillation
frequency was approximately 25 GHz.
The simulation results are shown in Figure 2.17. In Figure 2.17(a) the formation and drift
of the charge dipole (Gunn-domain) is clearly observed at t=90 ps and t=110 ps, respectively.
At t=130 ps the absorption of the Gunn-domain is observed at the anode (on the right), while
a new Gunn-domain is being formed at the cathode (on the left). At t=150 ps the newly
formed Gunn-domain is seen drifting towards the anode again. In Figure 2.17(b) the electric
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field formation is observed as a result of the charge dipole formation, again verifying that
the device is operating in the Gunn-mode.
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Fig. 7 The simulated net charge concentration in a 5pm 
GaAs sample biased at 5V. The distributions are shown at 
four successive time instances to illustrate the formation, drift 
and absorption at the anode of a dipole domain in a Gunn- 
diode. 
111. SIMULATION OF A MILLIMETER-WAVE 
G U N N - E ~ C T  OSCILLATOR 
A typical application of a Gunn-diode in a cavity will now 
be discussed. A high frequency oscillator (70 GHz) has 
been chosen since it reveals an important aspect in the 
understanding of the high frequency limit inherent to 
Gunn-oscillators. 
The doping profile of the Gunn-diode is shown in Figure 9. 
An active region is sandwiched between highly doped 
anode and cathode regions. These highly doped regions 
ensure good ohmic contact with the external circuit. A 
50% notch in the doping is included to provide an initial 
high electric field near the cathode. The reason for the 
notch will be explained later. The cavity is modeled as a 
parallel resonant circuit shown in Figure 10. 
The simulated voltage and current waveforms are given in 
Figure 11.  From these graphs it is evident that the 
oscillator generates in the order of 140mW at 7OGHz with 
an efficiency of 2.4%. These values are typical of Gunn- 
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Fig. 8 The simulated field distribution for the dipole 
distributions in Figure 7. Nore the growth in the peak value 
and the subsequent drop in the field throughoutthe rest of the 
sample to below the NDR region shown in Figure 5. 
diode oscillators operating at these frequencies. 
The formation and drift of the dipole domains are 
illustrated with the sequeiice of field distributions in 
Figure 12. A "dead zone", where no dipoles form, is 
clearly evident near the cathode. Electrons injected at the 
cathode are initially confined to the central valley of the 
conduction band. They do not immediately gain enough 
energy to be transferred to the upper L-valley. This results 
in a delayed domain formation and a consequent dead zone 
in the region of the cathode. 
The presence of a dead zone in the diode impacts 
negatively on the efficiency of the oscillator, because the 
length of the active region in which the domain can grow, 
decreases. Smaller domaim translate into smaller output 
power. The existence of' a dead zone affects high 
frequency (> 30 GHz) Gunn-oscillators the most, since the 
physical lengths of these diodes are of the order a few 
micron, roughly the same as the dead zone. Optimizing 
Gunn-diodes invariably involves decreasing the dead zone 
by encouraging domain nucleation as near to the cathode as 
possible. 
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The formation and drift of the dipole domains are 
illustrated with the sequeiice of field distributions in 
Figure 12. A "dead zone", where no dipoles form, is 
clearly evident near the cathode. Electrons injected at the 
cathode are initially confined to the central valley of the 
conduction band. They do not immediately gain enough 
energy to be transferred to the upper L-valley. This results 
in a delayed domain formation and a consequent dead zone 
in the region of the cathode. 
The presence of a dead zone in the diode impacts 
negatively on the efficiency of the oscillator, because the 
length of the active region in which the domain can grow, 
decreases. Smaller domaim translate into smaller output 
power. The existence of' a dead zone affects high 
frequency (> 30 GHz) Gunn-oscillators the most, since the 
physical lengths of these diodes are of the order a few 
micron, roughly the same as the dead zone. Optimizing 
Gunn-diodes invariably involves decreasing the dead zone 
by encouraging domain nucleation as near to the cathode as 
possible. 
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Figure 2.17: Simulated Gunn-domain formation for a 5 µm GaAs device, uniformly doped
with a concentration of 1015 cm−3 and at a bias voltage of 5 V. (a) Simulated charge distri-
bution at 4 different time instances. (b) Simulated electric field formation at 4 different time
instances as a result of the charge dipole formation. From [14].
As was pr viously mentioned, th Monte C rl simulation f semiconductor devices is
inherent y computationally intensive, leading to excessively long execution times. That was
especially true when the research was conducted uring the 1990’s. However, the fact that
the dynam cs of every individual electr n can be calculated separately, makes the Monte
Carlo method suitable for parallel implementation in ord r to re uce computation time.
As part of his PhD res arch, Robert van Zyl, implemented an efficient parallel imple-
mentation of the Monte Carlo method on a netwo k of personal co puters [11]. The imple-
mentation was based on a pa allel virtual machine (PVM) master-slave model, where the
particles were divided into sub-ensembles en then sent to separate pr cessors (slaves). The
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slaves were dedicated to solving the particle dynamics. The results were sent to the master,
which used the results to compute the new electric field distribution (by solving Poisson’s
equation). The updated field distribution was then redistributed to the slaves to calculate
the particle dynamics again. A flow diagram of the parallel implementation is shown in
Figure 2.18.
Figure 2. Flow chart for the MC-PVM device simulation algorithm.
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Figure 2.18: Flow diagram of the parallel implementation of the Monte Carlo device simu-
lation algori hm. Fr m [11].
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One of the negative consequences of the mentioned parallel implementation, was that
the slaves were idle while the master was updating the electric field distribution. A novel
leap-frog (LF) algorithm was proposed to address this problem [11]. The algorithm was
based on the consecutive assignment of charge and the updating of the electric field dis-
tribution at intermediate points in time. This led to a leap-frog arrangement of the two
processes, and resulted in less time wasted, because the master solved Poisson’s equation
concurrently with the charge simulations by the slaves.
The efficiency and accuracy of the parallel implementation and the leap-frog implemen-
tation were investigated by comparing the results for a one-dimensional millimeter-wave
Gunn-effect relaxation oscillator to those obtained by Tully [15]. An ensemble of 25 000
particles was divided equally among the slave processors, where each simulated particle
actually represented 10 900 actual charge particles. The terminal currents were calculated
by taking the cross section area as 5× 10−5 cm2.
The doping profile of the Gunn-diode is shown in Figure 2.19(a). The complete relaxation
oscillator was modelled as a parallel resonant circuit and is shown in Figure 2.19(b). The
diode was divided into 128 segments for the calculation of the electric field distribution,
and 5 fs time steps were used. The 30 ps Monte Carlo simulation was implemented on 19
slaves (Pentium computers running at 60 MHz clock speeds) and both the PVM and leap-
frog algorithms were tested.
Figure 5. The doping pro"le of the simulated Gunn-diode. The active region is sandwiched between the
highly doped cathode and anode regions. A notch in the doping appear at the cathode.
"eld distribution [!*]
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yields satisfactory results.
5. DEVICE SIMULATION
The accuracy of the proposed MC-PVM and LF algorithms have been investigated by compar-
ing the results for a one-dimensional simulation of a millimeter-wave Gunn-e!ect relaxation
oscillator to those obtained by Tully [12]. Computational e$ciency is also investigated.
The doping pro"le of the Gunn-diode is shown in Figure 5. To calculate the terminal currents,
the device area is ass med to be 5!10!# cm$ in ac ord nce with phy ical devices. An ensemble
of 25 000 particles, divided equally among the slave processors, has been employed. Each
simulated particle represents 10 900 actual charge particles. The electric "eld components perpen-
dicular to the dimension of inte est are assumed to be zero, resulting in a one-dimensional
simulation. The oscillator circuit is modelled as a parallel resonant circuit as shown in Figure 6.
A 5 fs "eld adjusting time step has been used. The device is divided spatially into 128 segments for
the calculation of the "eld distribution.
The simulated voltage and current waveforms obtained by the LF algorithm are given in
Figure 7. The results are identical to those predicted by the MC-PVM algorithm. The simulation
shows excellent correlation with the results obtained by Tully.
The e$ciency of both the MC-PVM and LF algorithms have been quanti"ed as the gain in
computational speed achieved by employing multiple slaves relative to a master with single-slave
con"guration. The curves of the obtained speed-up as a function of the number of slaves are given
in Figure 8. The LF algorithm shows a remarkable 87.4 per cent e$ciency when employing 19
slaves processors, as apposed to a 70.7 per c nt e$ciency obtained by the MC-PVM algorithm.
377MONTE CARLO PARTICLE SIMULATION ALGORITHM
Copyright ! 2000 John Wiley & Sons, Ltd. Int. J. Numer. Model. 2000; 13:369}380
(a) Figure 6. The circuit schematic of the
simulated relaxation oscillator. The
Monte Carlo simulation is represented
by the diode. The Gunn-diode is biased
with a 3 V battery. The oscillator is
connected to a 23 ! load resistance.
Figure 7. The simulated voltage< (t ) and current I (t) waveforms
as were obtained by the leap-frog algorithm.< (t) and I(t) are de-
"ned in Figure 6. The voltage and current waveforms obtained by
Tully [12] are indicated by the squares and circles, respectively.
The LF implementation completed the 30 ps simulation in 2825 s with 19 slave processors,
compared to 3383 s taken by the MC-PVM algorithm. From Figure 8 it is also evident that the
LF algorithm will show even greater improvement over the MC-PVM algorithm when using
more than 20 slaves. The poorer performance of the MC-PVM in terms of speed-up can be
attributed to the slaves being idle while the master solves Poisson's equation. Any increase in the
master's computational load resulting from, for example, performing two-dimensional device
simulations or when performing thermal analyses of the device will exacerbate this situation. The
LF implementation will have to be considered in these instances.
6. NETWORK LOADING
The transmission of data across the network will undoubtably have an impact on the perfor-
mance of PVM and needs to be investigated. However, the CSMA/CD nature of the network
makes it di$cult to quantify network loading in terms of data transfer rates. In our computer
laboratory setup, where applications are stored on each individual computer, network tra$c
under nominal conditions consists mainly of sporadic transfer of small amounts of data, for
example e-mail access on the Novell "le server. In terms of simulations running continuously for
several hours, it can be assumed that these &external' tra$c will not have a pronounced e!ect on
the overall performance of the proposed MC simulations. More importantly is the loading of the
network by the &internal' communication generated within the parallel virtual machine itself.
It has been measured with "le transfers between di!erent nodes in the network that for
the local 10 Mbps Ethernet network a data transfer rate of at least 500 kB/s can be
sustained under nominal loading conditions. For the simulation presented in the previous
section, where the transmitted one-dimensional data structures consist of 129 double-precision
#oating point numbers, approximately 1 kB of data is sent to and from each slave with every time
step. Each time step took approximately 0.5 s to be simulated. This translates into a 80 kB/s data
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(b)
Figure 2.19: (a) The doping profile of the simulated Gunn-diode. The active region is sand-
wiched between the highly doped cathode and anode regions. (b) The equivalent circuit of
the simulated relaxation oscillator. The diode represents the Monte Carlo simulation. The
Gunn-diode is biased with a 3 V battery. The oscillator is connected to a 23Ω load resistance.
From [11].
The simulated values for the voltage, V(t), and the current, I(t), as defined in Figure
2.19(b) and obtained by the implementation of the le p-frog algorithm, are shown in Figu e
2.20. The results were identical to the values predicted by the PVM algorithm and also in
excellent agreement with the results obtained by Tully [15].
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Figure 6. The circuit schematic of the
simulated relaxation oscillator. The
Monte Carlo simulation is represented
by the diode. The Gunn-diode is biased
with a 3 V battery. The oscillator is
connected to a 23 ! load resistance.
Figure 7. The simulated voltage< (t ) and current I (t) waveforms
as were obtained by the leap-frog algorithm.< (t) and I(t) are de-
"ned in Figure 6. The voltage and current waveforms obtained by
Tully [12] are indicated by the squares and circles, respectively.
The LF implementation completed the 30 ps simulation in 2825 s with 19 slave processors,
compared to 3383 s taken by the MC-PVM algorithm. From Figure 8 it is also evident that the
LF algorithm will show even greater improvement over the MC-PVM algorithm when using
more than 20 slaves. The poorer performance of the MC-PVM in terms of speed-up can be
attributed to the slaves being idle while the master solves Poisson's equation. Any increase in the
master's computational load resulting from, for example, performing two-dimensional device
simulations or when performing thermal analyses of the device will exacerbate this situation. The
LF implementation will have to be considered in these instances.
6. NETWORK LOADING
The transmission of data across the network will undoubtably have an impact on the perfor-
mance of PVM and needs to be investigated. However, the CSMA/CD nature of the network
makes it di$cult to quantify network loading in terms of data transfer rates. In our computer
laboratory setup, where applications are stored on each individual computer, network tra$c
under nominal conditions consists mainly of sporadic transfer of small amounts of data, for
example e-mail access on the Novell "le server. In terms of simulations running continuously for
several hours, it can be assumed that these &external' tra$c will not have a pronounced e!ect on
the overall performance of the proposed MC simulations. More importantly is the loading of the
network by the &internal' communication generated within the parallel virtual machine itself.
It has been measured with "le transfers between di!erent nodes in the network that for
the local 10 Mbps Ethernet network a data transfer rate of at least 500 kB/s can be
sustained under nominal loading conditions. For the simulation presented in the previous
section, where the transmitted one-dimensional data structures consist of 129 double-precision
#oating point numbers, approximately 1 kB of data is sent to and from each slave with every time
step. Each time step took approximately 0.5 s to be simulated. This translates into a 80 kB/s data
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Figure 2.20: The simulated voltage, V(t), and current, I(t), waveforms, as obtained by im-
plementation of the leap-frog algorithm. The voltage and current waveforms obtained by
Tully [15] are indicated by the squares and circles, respectiv ly. From [11].
With the 19 slaves, the leap-frog implementation completed the 30 ps simulation in 2825
s, while the PVM algorithm required 3383 s to complete1. The much better efficiency of
the leap-fro imple entation is also apparent from the speed-up curves, shown in Figure
2.21. Also noticeable is the flattening of the speed-up curves as the number of slaves are
increased. This was due to the ever increasing master-slave communication time as the
umbe of slav s were incr ased.
Figure 8. The obtained speed-up curves for the MC-PVM and leap-frog algorithms as a function of the
number of slaves employed. The ideal (linear) speed-up curve is also shown.
stream when employing 19 slaves. Assuming a 500 kB/s data transfer rate, the network commu-
nication accounts for a small part of the total si ulation time, approximately 16 per cent.
However, internal network communication will play an increasing role when using more
processors, as is evident from the #attening of the speed-up curves.
Only one-dimensional simulations have been considered. When considering two-dimensional
simulations the device is divided spatially into a two-dimensional mesh of typically100!100 grid
points. The size of the transmitted data packaged will consequently increase 100-fold, resulting in
a signi"cant rise in network communication. Faster coarse grained parallel architectures, such as
the Beowulf Clusters [13], will have to be considered in these instances.
7. CONCLUSIONS
An e$cient parallel implementation of the Monte Carlo particle simulation technique on
a network of personal computers has been introduced. The parallel implementation, together
with a more e$cient LF derivative, have been successfully applied to the simulation of a mil-
limeter Gunn-e!ect oscillator. It has been shown that, for one-dimensional simulations, the
network communication does not have a signi"cant e!ect on the overall speed-up obtained by the
proposed parallel algorithms. Considerable improvement in computational speed can therefore
be expected with the use of personal computers more powerful than the 60 MHz Pentium
machines employed in this paper.
The utilization of a network of personal computers places the Monte Carlo particle simulation
well within reach of the smaller research centres and universities who do not readily have access
to massive multiprocessor machines. It is the desire of the authors that the algorithms presented
in this paper will contribute to the popularization of the MC method among those scientists and
engineers who in the past have not had the computational means to bene"t from it.
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Figure 2.21: Speed-up comparison between the PVM and leap-frog algorithms, as a function
of the number of slaves. The ideal (linear) speed-up curve is also shown. From [11].
One of the unique contributions from the dissertation of Robert van Zyl [12] was the in-
corp ration of temperature as an integral part of the Monte Carlo particle simul tion model.
This mode was used to develop an empirical prediction model for the ope ational frequency
limit in bulk GaAs and GaN [16]. The model was base on the observation that the negative
1It is interesting to note that the same setup would execute in about a minute when current technology is
used running at clock speeds of about 3 GHz.
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 2. THE SEMICONDUCTOR DAYS 23
differential resistance (NDR) phenomenon in the drift velocity-electric field relationship (see
Figure 2.14) started to exhibit hysteretic behavior close to the operational frequency limit of
the Gunn-effect. A positive slope in the NDR region of the curve would thus suggest that the
operational frequency limit of a device has been exceeded. The simulated velocity-electric
field relationships of GaAs (at different operating conditions) are shown in Figure 2.22. From
Figure 2.22(a) it is apparent that, in the NDR region of the curve, the slopes remain negative,
even in the hysteretic part of the curve. That would suggest that the device would be oper-
ational at 40 GHz and a temperature of 300 K. However, from Figure 2.22(b), it is clear that
there is a portion of the hysteretic part of the curve, from 0.7× 106 V/m to 0.8× 106 V/m,
that exhibits a positive slope. The device would thus not be operational at 100 GHz and a
temperature of 500 K.
As expected, the curve exhibits hysteresis and with a
negative average gradient gave = -0.075 (arb. unit) over a
full RF cycle.
In contrast, Fig. 3 presents the characteristic vE-curve at
elevated frequency and temperature conditions of 100 GHz
and 500 K, respectively. The observed average gradient
gave = ?0.025 (arb. unit) is now positive, indicating the
absence of NDR. For all simulations an ensemble of 80,000
electrons has been simulated and gave calculated over
N = 8 intervals. The electron velocity is averaged over the
electrons in the ensemble.
From similar simulated vE-curves, the graphs of gave as
a function of frequency at various operating temperatures
(T) and doping concentration levels (nc) can be generated.
These are presented in Figs. 4 and 5 for GaAs and GaN,
respectively.
It is clear from the simulation results presented in
Figs. 4 and 5 that gave increases from negative values at
low frequencies to positive values at higher frequencies.
The zero-crossing can be interpreted as the fundamental
frequency limit of operation supported by the bulk
material.
From Fig. 4, the upper fundamental frequency limit for
GaAs is between 80 GHz at 450 K and 100 GHz at 300 K.
The nominal doping of the bulk material has negligible ef-
fect on the frequency limit. In the case of GaN, the
simulation results presented in Fig. 5, predict an upper limit
for fundamental frequency operation of between 255 GHz
and 300 GHz, depending on the operating conditions.
Gunn diodes are associated with low power conversion
efficiencies and high thermal dissipation and typically
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Fig. 2 Velocity–field characteristic curve of GaAs at 40 GHz, 300 K
and doped at 1 9 1022 m-3
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(a)
As expected, the curve exhibits hysteresis and with a
negative average gradient gave = -0.075 (arb. unit) over a
full RF cycle.
In contrast, Fig. 3 prese ts the characteristic vE-curve at
elevated frequency and temperature conditions of 100 GHz
and 500 K, respectively. The observed average gradient
gave = ?0.025 (arb. unit) is now positive, indicating the
absence of NDR. For all simulations an ensemble of 80,000
electrons has been simulated and gave calculated over
N = 8 intervals. The electron velocity is averaged over the
electrons in the ensemble.
From similar simulated vE-curves, the graphs of gave as
a function of frequency at various operating temperatures
(T) and doping concentration levels (nc) can be generated.
These are presented in Figs. 4 and 5 for GaAs and GaN,
respectively.
It is clear from the simulation results presented in
Figs. 4 and 5 that gave increases from negative values at
low frequencies to positive values at higher frequencies.
The zero-crossing can be interpreted as the fundamental
frequency limit of operation supported by the bulk
material.
From Fig. 4, the upper fundamental frequency limit for
GaAs is between 80 GHz at 450 K and 100 GHz at 300 K.
The nominal doping of the bulk material has negligible ef-
fect on the frequency limit. In the case of GaN, the
simulation results presented in Fig. 5, predict an upper limit
for fundamental frequency operation of between 255 GHz
and 300 GHz, depending on the operating conditions.
Gunn diodes are associated with low power conversion
efficiencies and high thermal dissipation and typically
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(b)
Figure 2.22: (a) Velocity-electric field characteristic curve of GaAs at 40 GHz, 300 K and
doped at 1× 1022 m−3. (b) Velocity-electric field characteristic curve of GaAs at 100 GHz,
500 K and doped at 1× 1022 m−3. From [16].
In order to simplify the procedure, an average slope parameter was defined as
gave =
1
N
N
∑
i=1
∆vi
∆Ei
(2.3.1)
where v is the average drift velocity of electrons, E the electric field and N the number of
samples. The samples were taken over a complete cycle of the applied alte nating electric
field. This parameter gives a quantit tive indication of the strength of the NDR mechanism
and a negative value an indication that NDR does indeed exist in the material.
The simulated av rage slop s ( gave) of the drift velocity-electric field (vE) relationship
are shown in Figure 2.23 for bulk GaAs and GaN, respectively, as a function of frequency,
temperature and doping level.
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As expected, the curve exhibits hysteresis and with a
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electrons has been simulated and gave calculated over
N = 8 intervals. The electron velocity is averaged over the
electrons in the ensemble.
From similar simulated vE-curves, the graphs of gave as
a function of frequency at various operating temperatures
(T) and doping concentration levels (nc) can be generated.
These are presented in Figs. 4 and 5 for GaAs and GaN,
respectively.
It is clear from the simulation results presented in
Figs. 4 and 5 that gave increases from negative values at
low frequencies to positive values at higher frequencies.
The zero-crossing can be interpreted as the fundamental
frequency limit of operation supported by the bulk
material.
From Fig. 4, the upper fundamental frequency limit for
GaAs is between 80 GHz at 450 K and 100 GHz at 300 K.
The nominal doping of the bulk material has negligible ef-
fect on the frequency limit. In the case of GaN, the
simulation results presented in Fig. 5, predict an upper limit
for fundamental frequency operation of between 255 GHz
and 300 GHz, depending on the operating conditions.
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As expected, the curve exhibits hysteresis and with a
negative average gradient gave = -0.075 (arb. unit) over a
full RF cycle.
In contrast, Fig. 3 presents the characteristic vE-curve at
elevated frequency and temperature conditions of 100 GHz
and 500 K, respectively. The observed average gradient
gave = ?0.025 (arb. unit) is now positive, indicating the
absence of NDR. For all simulations an ensemble of 80,000
electrons has been simulated and gave calculated over
N = 8 intervals. The electron velocity is averaged over the
electrons in the ensemble.
From similar simulated vE-curves, the graphs of gave as
a function of frequency at various operating temperatures
(T) and doping concentration levels (nc) can be generated.
These are presented in Figs. 4 and 5 for GaAs and GaN,
respectively.
It is clear from the simulation results presented in
Figs. 4 and 5 that gave increases from negative values at
low frequencies to positive values at higher frequencies.
The zero-crossing can be interpreted as the fundamental
frequency limit of operation supported by the bulk
material.
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GaAs is between 80 GHz at 450 K and 100 GHz at 300 K.
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(b)
Figure 2.23: (a) Average slope gave of the vE-curves of bulk GaAs as a function of operating
frequency, temperature and doping level. (b) Average slope gave of the vE-curves of bulk
GaN as a function of oper ting frequency, temperature and doping level. From [16].
It is clear from Figure 2.23(a) that the GaAs device reach its pper frequen limit of
operation at about 80 GHz at 450 K and about 100 GHz at 300 K. The GaN device, on the
other hand, will r ach its upper frequency limit of peration between 255 GHz and 300 GHz,
depending on the operating conditions.
2.4 Summary
A brief overview was given of my research contributions and the contributions of some
of the research students that I supervised during the earlier parts of my academic career,
with emphasis on semiconductor devices. My own PhD research contributions focussed on
aspects of design optimization of high-voltage diodes, specifically the reverse breakdown
voltage, wh le the r sea ch focus of my postgraduate students was steered towards the de-
velopment of more sophisticated and accurate simulation tools for the design of microwave
devices [17, 18]. These students paved he way for the excellent contributions on Monte
Carlo particle simulation by Robert van Zyl during his Master’s and PhD studies [19, 12].
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Chapter 3
Superconducting device research –
The start of a new chapter
Looking back, the 1987 visit of Dr Karl Gehring of GEC Hirst Research Centre in London
had a life changing influence on my academic career. At the time he was the leader of the
Instrumentation Group at GEC Hirst Research Centre and I remember our discussion about
a possible sabbatical in front of our clean room facility quite vividly. I had just finished my
PhD and the plan was to continue in the semiconductor field, possibly looking at advanced
diffusion techniques. Dr Gehring persuaded me to come to GEC Hirst Research Center, as
they had a well established VLSI Process Techniques Research Laboratory.
Our family arrived in London in January 1988, eager for the new adventure. Our en-
thusiasm was severely suppressed when we found out that I had made a little mistake with
regards to the price of accommodation, not realizing that the apartment rent was quoted per
week, and not per month. Our accommodation thus consumed quite a substantial chunk
of my available GEC salary, £607 of the available £625. Our then Prime Minister, Mr PW
Botha, did not help either, as the exchange rate dropped drastically every time that he spoke
in public, making my Stellenbosch salary that was transferred to England less every month.
However, the year turned out to be quite successful – something that we could not en-
visage early in January 1988.
3.1 Superconducting tunnelling devices
Upon my arrival at GECHirst Research Centre I was ready to start the next step in my research
career, but I did not realize that the discovery of high-temperature superconductivity in
1986 [20] would make the first step quite different to what was anticipated.
One of the activities in the Instrumentation Group, the group that Dr Gehring was leader
of, was SQUID magnetometers. During our first meeting after my arrival Dr Gehring sug-
gested that, in anticipation of the new possibilities of employing high-temperature super-
conductors, I should consider joining his group with the specific task to investigate alterna-
tives to the standard in low-temperature superconducting switching devices, the Josephson
25
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junction. The decision to join his group steered my career in a completely different direction.
3.1.1 Single-junction tunnelling
Virtually all superconducting devices are based on particles tunnelling through a very thin
insulation layer. The tunnelling can either take place from a normal metal to a superconduc-
tor (NIS junction) or from superconductor to superconductor (SIS or Josephson junction).
My first task was to study the current-voltage characteristics of single particle tunnelling.
Tunnelling through SIS junctions was quite well understood [21], but the same could not be
said for NIS junctions, due to phenomena such as subharmonic gap structures, branch im-
balance and excess current (Andreev reflections). The intricate transport of so-called quasi-
particles through NS and NIS junctions was eventually solved by using the solution of the
Bogoliubov equations [22, 23, 24].
The stationary one-dimensional Bogoliubov equations for electrons and holes are given
by
− (h¯2/2m)∂
2 f (x)
∂x2
− µ f (x) +V f (x) + ∆g(x) = E f (x) (3.1.1)
and
(h¯2/2m)
∂2g(x)
∂x2
+ µg(x)−Vg(x) + ∆ f (x) = Eg(x) (3.1.2)
respectively, where f (x) and g(x) are the wave function for electrons and holes, V the ap-
plied voltage, µ the chemical potential, h¯ the reduced Planck constant, m the electron mass,
∆ the superconductor band gap and E the energy.
From the equations it is evident that the superconductor band gap is the link between the
two equations. Therefore, for a normal metal (∆=0), there will be no coupling between the
two wave functions, and the Bogoliubov equations will simplify to the Schrödinger equation
for electrons and holes, respectively.
In [25], a solution for the Bogoliubov equations was presented for the equilibrium case
(V=0), by using the Laplace transforms of the respective wave functions. If it is assumed that
the Laplace transforms of the respective wave functions for electrons and holes are given by
F(s) and G(s), the transformed Bogoliubov equations could be expressed as
− (h¯2/2m)[s2F(s)− s f (0)− f ′(0)] + ∆G(s) = (µ+ E)F(s) (3.1.3)
and
(h¯2/2m)[s2G(s)− sg(0)− g′(0)] + ∆F(s) = −(µ− E)G(s). (3.1.4)
For a normal metal the energy gap is zero (∆=0) and, from (3.1.3) and (3.1.4), the respective
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Laplace transforms could be written as
F(s) =
s f (0) + f ′(0)
s2 + 2m(µ+ E)/h¯2
=
Fn1
s+ jq+
+
Fn2
s− jq+ (3.1.5)
and
G(s) =
sg(0) + g′(0)
s2 + 2m(µ− E)/h¯2 =
Gn1
s+ jq−
+
Gn2
s− jq− (3.1.6)
where
q2± = (2m/h¯
2)(µ± E)
Fn1,2 =
∓jq+ f (0) + f ′(0)
∓2jq+
Gn1,2 =
∓jq−g(0) + g′(0)
∓2jq− . (3.1.7)
and where the factors q− and q+ are the wave numbers of the wave function of the normal
metal.
The general solution of the Bogoliubov equations for a normal metal was then obtained
by taking the inverse Laplace transforms of (3.1.5) and (3.1.6), which rendered
f (x) = Fn1e−jq+x + Fn2ejq+x (3.1.8)
and
g(x) = Gn1e−jq−x + Gn2ejq−x (3.1.9)
where the coefficients were defined by (3.1.7).
In the case of a superconductor (∆ 6= 0), (3.1.3) and (3.1.4) could be expressed as
F(s) =
(s2 + q2−)[s f (0) + f ′(0)] + (2m∆/h¯
2)[sg(0) + g′(0)]
(s2 + k2+)(s2 + k2−)
(3.1.10)
and
G(s) =
(s2 + q2+)[sg(0) + g′(0)] + (2m∆/h¯
2)[s f (0) + f ′(0)]
(s2 + k2+)(s2 + k2−)
(3.1.11)
with
k2± = (2m/h¯
2)[µ± (E2 − ∆2)1/2], (3.1.12)
the wave numbers of the superconductor.
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The two expressions above were simplified to give
F(s) =
Fs1
s+ jk+
+
Fs2
s− jk+ +
Fs3
s+ jk−
+
Fs4
s− jk+ (3.1.13)
and
G(s) =
Gs1
s+ jk+
+
Gs2
s− jk+ +
Gs3
s+ jk−
+
Gs4
s− jk+ . (3.1.14)
The definition of the coherence factors in the BCS theory for superconductivity [26],
u2o = 1− v2o =
1
2
[
1+
√
E2 − ∆2
E
]
, (3.1.15)
were used for the calculation of the coefficients as
Fs1,2 =
u2o [∓jk+ f (0) + f ′(0)]− uovo[∓jk+g(0) + g′(0)]
∓2jk+(u2o − v2o)
Fs3,4 =
−v2o [∓jk− f (0) + f ′(0)] + uovo[∓jk−g(0) + g′(0)]
∓2jk−(u2o − v2o)
Gs1,2 =
−v2o [∓jk+g(0) + g′(0)] + uovo[∓jk+ f (0) + f ′(0)]
∓2jk+(u2o − v2o)
Gs3,4 =
u2o [∓jk−g(0) + g′(0)]− uovo[∓jk− f (0) + f ′(0)]
∓2jk−(u2o − v2o)
. (3.1.16)
The wave fuctions were again solved by taking the inverse Laplace transforms of F(s)
and G(s) respectively, to render
f (x) = Fs1e−jk+x + Fs2ejk+x + Fs3e−jk−x + Fs4ejk−x (3.1.17)
and
g(x) = Gs1e−jk+x + Gs2ejk+x + Gs3e−jk−x + Gs4ejk−x (3.1.18)
where the coefficients were defined by (3.1.16).
The general solutions for the Bogoliubov equations for normal metals and superconductors
were derived in (3.1.8) and (3.1.9), and (3.1.17) and (3.1.18), respectively.
These solutions were applied to a normal metal/superconductor (NS) interface, and
compared to the results that were obtained by Blonder et al [27]. Not all the components
of the general solutions can exist in a NS interface due to physical constraints. Transmission
through an interface will only be possible if the sign of the group velocity (dE/dh¯k) of the
wave function is preserved through the interface. For example, if an incident electron with
energy E is described by Fn2ejq+x on the N-side, then the only possible wave function com-
ponents on the S-side would be Fs2ejk+x and Fs3ejq−x, due to their positive group velocities,
representing electron-like and hole-like behavior, respectively. The reflected component on
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the N-side has a negative group velocity, and is thus represented by Fn1e−jq+x. An incident
electron can also be Andreev reflected, emerging as a hole with energy −E, while two elec-
tron charges are transferred to the S-side. This wave function component is described as
Gn2ejq−x. In order to exclude all the non-allowed states, the appropriate coefficients had to
be set to zero. We thus had that Gn1 = Gs1 = Gs4 = Fs1 = Fs4 = 0.
The elastic scattering at the NS interface was modelled as a δ-function potential V(x) =
Hδ(x) [27]. In order to guarantee continuity of the wave functions at the NS interface, the
boundary conditions
fN(0) = fS(0) = f (0)
gN(0) = gS(0) = g(0), (3.1.19)
and the derivative boundary conditions
(h¯2/2m)[ f ′S(0)− f ′N(0)] = H f (0)
(h¯2/2m)[g′S(0)− g′N(0)] = Hg(0) (3.1.20)
were applied. After setting Fn2=1 and k+ = k− = q+ = q− = kF (the wave number on the
Fermi surface), the respective relevant coefficients were determined as
Fn1 = −(u2o − v2o)(Z2 + jZ)/γ
Fs2 = u2o(1− jZ)/γ
Fs3 = jv2oZ/γ
Gn2 = uovo/γ
Gs2 = uovo(1− jZ)/γ
Gs3 = juovoZ/γ (3.1.21)
where
γ = u2o + Z
2(u2o − v2o) (3.1.22)
and
Z = mH/h¯2kF, (3.1.23)
the definition of the barrier strength.
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The system of equations were then expressed in matrix form as
ψN =
[
1
0
]
ejq+x + Fn1
[
1
0
]
e−jq+x + Gn2
[
0
1
]
ejq−x (3.1.24)
ψS = (Fs2/uo)
[
uo
vo
]
ejk+x + (Fs3/vo)
[
vo
uo
]
e−jk−x (3.1.25)
where ψN and ψS are the wave functions in the normal metal and superconductor, respec-
tively.
The coefficients of the column matrices were identical to the coefficients that were re-
ported in [27].
3.1.2 Double-junction tunnelling
In order to make superconductor technology viable as a circuit element, a switching ele-
ment is required that is controlled by a third terminal. In silicon technology the transistor
provided the solution, but in superconducting technology the Josephson junction, being a
two-terminal element, was not an obvious candidate.
A three-terminal device was perceived as being the holy grail for superconducting switch-
ing circuits and it was decided that I should focus on these types of devices during my sab-
batical. That would entail that I understand the dynamics of tunnelling in superconductor
three-terminal geometries and also be able to model the current-voltage characteristics.
A three-terminal device that was used to study the non-equilibrium state in supercon-
ductors is shown in Figure 3.1. In the device, quasiparticles can be injected through a normal
metal-insulator-superconductor (N1IS2) or superconductor-insulator-superconductor (S1IS2)
and then detected by a subsequent superconductor-insulator-superconductor (S2IS3) junc-
tion.
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Abstract. A computer model is described which simulates the injection and 
detection of quasiparticles in superconducting tunnel barriers. The model makes 
provision for non-equilibrium phenomena such as superconductor band-gap 
suppression and the transport of excess quasiparticles in a superconductor. The 
model is a powerful tool in the study of superconductor tunnelling junctions and 
superconducting devices utilising quasiparticle injection and detection in a 
double-junction geometry. 
1. Introduction 
Ever since the important discoveries by Giaever [l] and 
Josephson [2], tunnelling  has played an  important  role 
in the  majority of existing superconducting devices and 
will continue to  do so in future devices. Tunnelling mea- 
surements are  also used extensively in the  determination 
of BCS parameters  such as the  superconductor  band  gap 
and  the density of states [3]. The non-equilibrium state 
in superconductors is frequently st died by sing a 
double  junction  structure (figure l), where quasiparticles 
are injected through  a  normal metal-insulator- 
superconductor ( ~ ~ 1 . 9 ~ )  or superconductor-insulator- 
superconductor (s11s2) junction  and detected by a  sub- 
sequent s21s3 junction, which is biased below the  sum of 
the  band  gaps [M]. 
In  this  article  a model is implemented where a 
number of different interfaces can be selected as quasi- 
particle injectors. The transport of the injected quasi- 
particles  across  the  superconductor between the  two 
tunnelling  barriers and  the detection of the  quasi- 
particles  impinging on  the second tunnelling  barrier are 
included in the model. This gives a  comprehensive 
description of all the major processes governing  the 
behaviour of typical quasiparticle injectiondetection 
processes in superconductor  double-junction geo- 
metries. 
2. Quasiparticle injection 
Provision is made in the model for both NS and SIS 
injector interfaces. Further flexibility is provided by the 
inclusion of an option which allows for the specification 
of NS interfaces ranging from pure metallic (NS) to an 
insulator (NIS). 
The tunnelling  Hamiltonian  approach is used for the 
computation of the current-voltage characteristics of 
NIS and SIS junctions [7]. The general expression for the 
Figure 1. A superconductor double-junction structure. single particle  tunnelling  current is  given  by 
t On sabbatical leave from Stellenbosch University, South Africa I = 4 J-,p'(E - 4 V P l ( E ) W ,  4 v  dE (1) GNN m 
0953-2048/89/050232 + 07 $02.50 @ 1989 IOP Publishing Ltd 
Figure 3.1: A superconductor double-junction structure. From [28].
A computer model was implemented where different interfaces could be selected as
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quasiparticle injectors, and the transport between the injector and the detection of the parti-
cles at the second junction be quantified.
3.1.2.1 Quasiparticle injection
The tunnelling Hamiltonian approach was used to calculate the current-voltage characteris-
tics of the injector junctions, ranging from NS junctions to SIS junctions [29]. The general
expression for the single particle tunnelling current was modelled as
I =
GNN
q
∞∫
−∞
ρ2(E− qV)ρ1(E)ψ(E, qV)dE (3.1.26)
where E is the energy, V the applied voltage, ρ the normalized density of states and GNN
the normal state tunnelling conductance. The function ψ(E, qV) gives the difference of the
Fermi function on either side of the barrier due to the applied voltage and can be expressed
as
ψ(E, qV) =
1
1+ e(E−qV)/kT
− 1
1+ eE/kT
. (3.1.27)
For a superconductor the normalized density of states function is expressed as
ρ(E) =
|E|
Re
[√
E2 − ∆2(T)
] (3.1.28)
where ∆(T) is the temperature dependent superconductor band gap. For a normal metal
the normalized density of states function is 1.
The discontinuity in the range of integration for a NIS junction was removed by splitting
the current into two components [29], given by
I1 =
GNN
q
∞∫
0
eqV/kT − 1
(1+ er/KT)[1+ e(qV−r)/kT]
du, and
I2 =
GNN
q
∞∫
0
eqV/kT − 1
(1+ e−r/KT)[1+ e(qV+r)/kT]
du (3.1.29)
where r =
√
u2 + ∆2. The total current is given by I = I1 + I2.
The quasiparticle injection efficiency is expresses as
η =
Iqp
I
=
I1 − I2
I1 + I2
. (3.1.30)
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For the SIS case the removal of the discontinuities rendered
I =

I1 + I2 0 < qV < ∆2 − ∆1
I2 + I3 ∆2 − ∆1 < qV < ∆1 + ∆2
I2 + I3 + I4 qV > ∆1 + ∆2
(3.1.31)
where
I1 =
GNN
q
∞∫
0
E(E+ qV)ψ(−E, qV)√
(E+ ∆1)(E+ qV + ∆2)
du
I2 =
GNN
q
∞∫
0
E(E− qV)ψ(E, qV)√
(E− ∆1)(E− qV + ∆2)
du
I3 =
GNN
q
∞∫
0
E(E+ qV)ψ(−E, qV)√
(E+ ∆1)(E+ qV − ∆2)
du
I4 =
GNN
q
pi/2∫
−pi/2
E(qV − E)ψ(E, qV)√
(E+ ∆1)(qV − E+ ∆2)
du (3.1.32)
The relationship between E and I1, I2 and I3 was given by E = α cosh(u) + β, and for I4
by E = α sinh(u) + β. The values for α and β were given as
α =

1
2 (∆2 − ∆1 − qV) for I1
1
2 (∆2 + ∆1 + qV) for I2
1
2 (∆1 + ∆2 + qV) for I3
1
2 (qV − ∆1 − ∆2) for I4
(3.1.33)
and
β =

1
2 (∆2 + ∆1 − qV) for I1
1
2 (∆2 − ∆1 + qV) for I2
1
2 (∆1 − ∆2 − qV) for I3
1
2 (qV + ∆1 − ∆2) for I4
(3.1.34)
The quasiparticle injection efficiency was calculated as
η =

(I1 − I2)/(I1 + I2) 0 < qV < ∆2 − ∆1
(I3 − I2)(I2 + I3) ∆2 − ∆1 < qV < ∆1 + ∆2
(I3 + I4 − I2)(I2 + I3 + I4) qV > ∆1 + ∆2
. (3.1.35)
All the integrals were solved numerically and the calculated current-voltage characte-
ristics of typical NIS and SIS junctions are shown in Figure 3.2 for T/Tc=0 and T/Tc=0.8
respectively, where Tc is the critical temperature of the superconductor [28].
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Computer model for the simulation of quasiparticle injection 
0 1 2 3 
q V / A 2  
Figure 2. Current-voltage characteristics at TIT, = 0 and 0.8 for (a) NIS interface and (b)  SIS interface with 
AJA, = 2. 
where E is the energy, V the applied voltage, p the nor- 
malised density of states and G N N  the normal state tun- 
nelling conductance. The function +(E, qv) represents 
the difference of the Fermi functions on either side of 
the barrier due to the applied bias and is expressed as 
For a superconductor the normalised density of states 
function is  given  by 
where A( T )  is the temperature-dependent superconduc- 
tor band gap. The normalised density of states for a 
normal metal is 1. 
The discontinuities in the range of integration in 
equation (1) are removed by subdivision at the point of 
discontinuity [S, 71. For the NIS case the total current is 
then given by I = I ,  + I , .  The respective current com- 
ponents are expressed  as 
I ,  =- 
GNN Sm exp(q V/k T )  - 1 q (1 + exp(r/kT))[l+ exp[(qV - r)/kT]] du 
(4) 
The quasiparticle injection efficiency (v = Iqp/I,ot) is
where I = (U' + A,),/,. 
expressed as 
v = U 1  - I2MIl + I , ) .  ( 5 )  
For the SIS case removal of the discontinuities gives 
O < q V < A , - A ,  
A2 - A1 < q V  < A, + A2 
I ,  + I 3  + I4 q v  > A1 + A2 
(6) 
where 
The relationship between E and U for I , ,   I ,  and I ,  is 
given by E = a cosh U + f i  and for I ,  by E = 
a sin u + f i .  The values of a and f i  are given as 
+(A, - A, - q v )  for I ,  
4(A2 + A, + q v )  for I ,  
+(A, + A, + q v )  for I ,  
$ ( q v  - A, - A,) for I ,  
(8) 
and 
+(A2 + A, - qv) for I ,  
+(A2 - A I  + qv) for I ,  
+(Al - A, - q v )  for I ,  
$(qv  + A ,  - A,) for Z 4 .  
(9) 
The quasiparticle injection efficiency  is calculated from 
All the integrals are solved  numerically. In figure 2 the 
computed current-voltage characteristics of typical NIS 
and SIS junctions  are shown for T/T,  = 0 and 0.8 respec- 
tively,  where T,  is the critical temperature. 
The calculation of the current-voltage character- 
istics  for a NS interface is based on a method developed 
by Blonder et al [8] where the Bogoliubov  wave equa- 
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Figure 2. Current-voltage characteristics at TIT, = 0 and 0.8 for (a) NIS interface and (b)  SIS interface with 
AJA, = 2. 
where E is the energy, V the applied voltage, p the nor- 
malised d nsity of states nd G N N  the normal st te tun- 
nelli g conductance. The functio  +(E, qv) represents 
the difference of the Fermi functio s  either side of 
the barrier due to the applied bias and is expr ssed as 
For a superconductor the normalised d nsity of state  
functio  is  given  by 
where A( T )  is the temp rature-dependent superconduc- 
tor band gap. The normalised d nsity of state  for a 
normal etal is 1.
The discontinui es in the range of integration n 
equation (1) are removed by subdivision at the point f 
discontinui y [S, 71. For the NIS case the total current is 
then given by I = I ,  + I , .  The respectiv  current com- 
ponents are expr ssed  as 
I ,  =- 
GNN Sm exp(q V/k T )  - 1 q (1 + exp(r/kT))[l+ exp[(qV - r)/kT]] du 
(4) 
The quasipart cle nj ction effici ncy (v = Iqp/ ,ot) is
where I = (U' + A,),/,. 
expressed as 
v = U 1  - I2M l + I , ) .  ( 5 )  
For the SIS case removal f the discontinui es g ves 
O < q V < A , - ,  
A2 - A1 < q V  < A, + A2 
I ,  + I 3   I4 q v  > A1 + A2 
(6) 
where 
The relationship betwe n E and U for I , ,   I ,  and I ,  is 
given by E = a cosh U + f i  and for I ,  by E = 
a sin u + f i .  The values of a and f i  are giv n as 
+(A, - A, - q v )  for I ,  
4(A2 + A, + q v )  for I ,  
+(A, + A, + q v )  for I ,  
$ ( q v  - A, - A,) for I ,  
(8) 
and 
+(A2 + A, - qv) for I ,  
+(A2 - A I  + qv) for I ,  
+(Al - A, - q v ) for I ,  
$(qv  + A ,  - A,) for Z 4 .  
(9) 
The quasipart cle nj ction effici ncy  is calculated from 
All the int grals are solved  numerically. In figure 2 the 
computed current-voltage characteris ics of typical NIS 
and SIS junctions  are shown for T/T,  = 0 and 0.8 respec- 
tively,  where T,  is the critical temp rature. 
The calculation of the current-voltage character- 
istics  for a NS interface is ba ed on a method develop d 
by Blonder et al [8] where the Bogoliubov  wa e equa- 
233 
(b)
Figure 3.2: Current voltage characteristics at T/Tc=0 and T/Tc=0.8 for (a) an NIS interface,
and (b) an SIS interface with ∆2/∆1 = 2. From [28].
The calculations to determi e current-voltage characteristics of an NS junction was
based on the work of Blonder et al [27] and my own [25], where the solution of the Bogoli-
ubov equations were solved in a normal metal and a superconductor. This method is ver-
satile in the sense that interfaces ranging from a pure metal to an insulator can be modelled
by adjustment of the dimensionless barrier strength parameter (Z), defined in (3.1.23).
The tunnelling current was modelled as
I =
GNN
q
∞∫
−∞
[1+ A(E)− B(E)]ψ(E, qV)dE (3.1.36)
where A(E) and B(E) are the probabilities of Andreev and normal reflection, respectively,
and defined in [27] as
A(E) = u2ov
2
o/γ
2
B(E) = (u2o − v2o)Z2(1+ Z2)/γ2. (3.1.37)
The coherence factors (uo and vo), barrier strength parameter (Z) and γ were defined in
(3.1.15), (3.1.23) and (3.1.22), respectively.
The computer generated current-voltage characteristics of a number of NS junctions, at
T=0 K, are shown in Figure 3.3. The barrier strengths were chosen to range from a pure
metal (Z=0) to an insulator (Z = 100  1). The resemblance between a pure NIS junction
and an NS junction with a large barrier strength parameter (Z  1) is quite clear.
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W J Perold 
tions for electrons  and time-reversed electrons  are 
solved in a normal metal and a superconductor. This 
method  has  the  inherent  feature that interfaces ranging 
from a pure metal to an insulator can be modelled by 
specifying a dimensionless barrier strength parameter 
(2). The expression for the tunnelling current is similar 
to  equation (1)  and is  given  by 
GNN m I=71-m (1 + 4E)- B(E))I(I(E, 4 v) dE (1 1) 
where A(E) and B(E) are the probabilities of Andreev 
and normal reflection respectively. The two transmis- 
sion probabilities C(E) (transmission without branch- 
crossing) and D(E) (transmission with branch-crossing) 
are related to the reflection probabilities by the  conser- 
vation of probabilities. The respective probabilities are 
specified in [8] as 
A(E) = U; u$y2 
B(E) = (U; - 0;)222(1 + 2 2 ) / y 2  
C(E) = U;(.; - u;x1 + 2 2 ) / y 2  (12)  
D(E) = u;(u; - O ; ) Z ~ / Y ~  
where 
y = U; + P ( U ;  - U;). (13)  
The BCS coherence factors  are specified by 
U; = 1 - U; = $[l + ( E 2  - A2)1'2/E].  (14) 
The injection eficiency is calculated by using equation 
( 9 ,  where I ,  and I 2  are represented by equation (11)  in 
the energy ranges from 0 to CO, and -CO to 0 respec- 
tively. 
The computed current-voltage characteristics of a 
number of NS junctions at T = 0 K are  shown in figure 
3. Barrier  strengths  range from a  pure  metal (2 = 0) to 
an  insulator (2 = 100). The resemblance between a  pure 
NIS junction  and  a NS junction with 2 B 1 can clearly be 
observed. 
'P 
3. Non-equilibrium  quasiparticle  transport 
In order to calculate  the tunnelling current  through  the 
detection barrier, it is important to know the quasi- 
particle density at the barrier due to injection at the 
preceding barrier. This requires that the transport of 
quasiparticles from the  injector to the  detector be mod- 
elled. The  model that is used is based on the Rothwarf- 
Taylor  rate  equation [6], but  quasiparticle and  phonon 
diffusion terms are added [9] to account for the trans- 
port of particles to the  detector interface. The modified 
rate  equations  are given  by 
and 
a N ,  
at -= I ,  + + c N 2  - N,/TB 
where N and N W  are the total  quasiparticle and  phonon 
concentrations with energy greater  than 26 respectively, 
D and D, the quasiparticle and phonon diffusion con- 
stants, K the intrinsic quasiparticle recombination rate 
constant,  the  phonon lifetime against  pair  breaking, 
7, the phonon escape time, and I ,  and I ,  the quasi- 
particle and phonon injection rates respectively. Iguchi 
[lo] approximates the relationship between the quasi- 
particle and  phonon injection rates as 
I ,  = F(4V - A)I,J4A 
where F gives an indication of the  fraction of the energy 
which is converted to quasiparticles. A further simplifi- 
cation to the model is made by neglecting the phonon 
diffusion term  in  equation (16), because the  phonon 
mean free path length  against  pair  breaking is  very 
short.  The  steady-state  equilibrium  relationship between 
the phonon and quasiparticle concentrations, N W ,  and 
N T ,  can be calculated as K T ~  = 2 N U T / N $  in the no- 
injection limit ( I ,  = 0). By using the equilibrium solu- 
tions, the  steady  state  solution is obtained  as 
I Z / I  
0 1 2 3 
q v / & ,  
Flgure 3. Current-voltage characteristics of NS interfaces at 
T = 0 K with different barrier strength parameters. 
where f = 1 + F(qV - A)/2A.  This equation applies 
when the injection occurs over a  distance  and  the injec- 
tion  rate I ,  is thus  a  function of x. If, however, the injec- 
tion only occurs at x = 0, the injection rate term is 
included in the  boundary  condition  and  not in the dif- 
ferential equation.  Equation (17)  is thus modified to 
d 2 N  
7 ax = R , f f ( N 2  - NZ,) 
234 
Figure 3.3: Current-voltage characteristics of NS interfaces at T=0 K with different barrier
strength parameters. From [28].
3.1.2.2 Non-equilibrium quasiparticle transport
To calculate the current through the detection barrier, the transport from the injector to the
detection barrier must be modelled, which will give an indication of the quasiparticle den-
sity at the detection barrier. The model is based on a modified version of the Rothwarf-
Taylor rate equation [30], where the change in quasiparticle density (N) is expressed by the
differential equation
∂2N
∂x2
= Re f f (N2 − N2T ), (3.1.38)
where NT is the steady-state equilibrium quasiparticle density and Re f f the effective recom-
bination rate constant given by
Re f f = κ/(1+ τγ/τB), (3.1.39)
where κ is the intrinsic quasiparticle recombination rate constant, τB the phonon lifetime
against pair breaking, and τγ the phonon escape time. The quasiparticle density on the edge
of the injector interface (x = 0) was derived from the boundary condition ∂2N/∂x2 = 0 as
N2o = N
2
T + (Io/κ)(1+ f τγ/τB), (3.1.40)
where Io is the quasiparticle injection rate, and f = F(qV − ∆)/2∆, where F gives an indica-
tion of the fraction of the energy which is converted to quasiparticles. The other boundary
condition requires that no excess quasiparticles exist at x → ∞. Wong et al [31] proposed an
analytical solution for (3.1.38), which satisfied both boundary conditions,
N
NT
+ 2 = 3
[
(
√
No/NT + 2+
√
3) + (
√
No/NT + 2−
√
3)e−x/λ
(
√
No/NT + 2+
√
3)− (√No/NT + 2−
√
3)e−x/λ
]2
(3.1.41)
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where λ =
√
D/2Re f fNT, the quasiparticle diffusion length, and D the quasiparticle diffu-
sion constant. The computed quasiparticle density characteristic between the injector and
detector interfaces is shown in Figure 3.4 for τγ=10 ps, τB=5 ps, κ = 10−12 cm3/s, D=20
cm2/s and no = (No − NT)/4N(0)∆=0.2244. N(0) is the single-spin density of states and
was taken as 3× 1022 cm−3eV−1.
where Reff is an effective recombination rate constant 
given by 
&ff = + zy/zB)* 
The boundary condition N o  is calculated from equation 
(17) if a 2 N / a x 2  = 0 at x = 0. This gives 
N i  = N $  + (Zo/K)(l +fTY/zB). (19) 
Iguchi [lo] relates the tunnelling current density ( J )  to 
the injection rate by Io = J/qd,  where d is the thickness 
of the superconductor. The  boundary condition N o  can 
thus be calculated from a knowledge of the magnitude 
of the tunnelling current. The other  boundary condition 
requires that  no excess quasiparticles by present at 
x = CO. Wong et a1 [S] give an analytical solution for 
equation (18) which  satisfies both boundary conditions, 
\ ,  
where ,l = (D/2Reff N#j2,  the quasiparticle diffusion 
length near thermal equilibrium. The computed excess 
quasiparticle density is given in figure 4 for z y  = 10 PS, 
7B=5ps, K =  10-12Cm3S-1, d = 5 0 A ,  D=20cm2 
s-l  and no = ( N o  - NT)/4N(0)A = 0.2244. N(0)  is the 
single-spin density of states and is taken as 
3 x i022cm-3 ev". 
4. Non-equilibrium superconductor 
band-gap  suppression 
It is  well known that the presence of excess quasi- 
particles will suppress the superconductor band gap 
[ll]. Owen and Scalapino [l23 developed a model to 
describe the band-gap suppression by assuming that the 
interface is i  thermal equilibrium, but not in chemical 
equilibrium. The excess quasiparticles thus introduce an 
Computer model for the simulation of quasiparticle injection 
effective chemical potential p*. The normalised excess 
quasiparticle concentration (n) is  given by 
n = ( N  - Nr)/4N(O)Ao 
= L { C  1 + exp[(E - p*)/kT]]" m 
A0 0 
- (1 - exp(E/kT))"} dE (21) 
where E = (E' + N is the total quasiparticle 
density, NT the thermal equilibrium quasiparticle 
density and A .  the superconductor bandgap at T = 0 K 
and n = 0. 
The BCS gap equation is modified  with p* and 
becomes 
(N(0)V)" = {-fiatan h[ (E  - p*)/kTl/2E dE (22) 
where h o c  is the cut-off  energy  for the assumption of a 
constant band gap for weak-coupling superconductors. 
The actual band gap  at  a specified temperature and 
quasiparticle injection level  is numerically computed by 
the simultaneous solution of the two integral equations. 
The computed values of the effective  chemical potential 
are shown in figure 5 as a function of the excess quasi- 
particle concentration at T/T,, = 0.3 and  are in agree- 
ment with results reported by Parker and Williams 
Computed values of the relative band gap (A/Ao)  are 
shown in  figure 6 as a function of temperature at differ- 
ent injection levels. The result for n = 0 is clearly the 
equilibrium (p* = 0) BCS temperature dependence of the 
band gap. The results are similar to those reported by 
Owen and Scalapino [12]. The instability which  is 
shown at T/T,, 0.1 for n = 0.16 was first reported by 
Chang  and Scalapino [l41  and occurs if the free  energy 
of the interface is greater than  that of the normal state. 
This was included in the computer model by a piecewise 
linear approximation of the quasiparticle density insta- 
bility  locus as a function of temperature [14]. All speci- 
fied  excess quasiparticle densities are first compared 
hoc 
~131. 
0 10 20 30 40 5 0  
Distance Ipm)  
Figure 4. Normalised excess quasiparticle concentration as 
a function of distance. 
-3 2 
l o g  n 
1 0 
Figure 5. Modified chemical potential as a function of 
normalised excess quasiparticle concentration at 
TIT,, = 0.3. 
235 
Figure 3.4: Normalized excess quasiparticle concentration as a function of distance. From
[28].
3.1.2.3 Quasiparticle detectors
When excess quasiparticles are present at an SIS interface, the current-voltage characteristics
of the interface will be modified. The excess quasiparticles can be present due to external
stimuli, such as injection from a preceding interface, as shown in Figure 3.1.
When excess quasiparticles are present, the superconductor band gap is suppressed.
Owen and Scalapino [32] developed a model which made the assumption that the excess
quasiparticles would disturb the chemical equilibrium of the interface, but not the thermal
equilibrium. The excess quasiparticles would thus introduce an effective chemical potential
µ∗.
The effective superconducting band gap at a specific temperature and quasiparticle injec-
tion level was calculated numerically by the simultaneous solution of the normalized excess
quasiparticle concentration (n), given by
n =
N − NT
4N(0)∆o
=
1
∆o
∞∫
0
[
1
1+ e(E−µ∗)/kT
− 1
1− eE/kT
]
de, (3.1.42)
where E =
√
e2 + ∆2 and ∆o the superconductor band gap at T=0 K and n=0, and the BCS
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gap equation that was modified by µ∗ to become
1
N(0)V
=
h¯ωc∫
−h¯ωc
tanh
[
(E− µ∗)/kT
2E
]
de (3.1.43)
where h¯ωc is the cut-off energy for the assumption that the band gap stays constant for
weakly coupled superconductors.
The computed values for the relative band gap (∆/∆o) is shown in Figure 3.5(a) as a
function of temperature at different injection levels. It is apparent that, when n=0, the graph
shows the BCS equilibrium (µ∗=0) dependence of the band gap on temperature. The ef-
fective chemical potential was also numerically calculated from (3.1.42) and is shown as a
function of the normalized excess quasiparticle concentration in Figure 3.5(b).
W J Perold 
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Figure 6. Relative superconductor  band gap as  a  function Flgure 7. Relative  superconductor  band  gap as a  function 
of temperature at different quasiparticle  injection  levels of quasiparticle  injection  level at T = 0 K. A, Owen- 
(Owen-Scalapino model). Scalapino  model [12]; B, Parker  model [lS]. 
with the  instability locus before resultant  band-gap  cal- 
culations  are  commenced, 
The p* model predicts a  first-order  phase  transition 
to the  normal  state.  Although  this was confirmed 
experimentally for many cases [ 13, 151, a number of 
workers [16, 171 reported no first-order transition to 
the normal state. Parker [l81 has developed a model 
which is consistent with measured data  and which does 
not  show  a  first-order  transition to the  normal  state.  In 
this model it is assumed that the excess quasiparticle 
concentration increases the number of phonons with 
energy greater than 2A. These  phonons  are  then  charac- 
terised by an effective temperature T*, which in turn, 
determines the magnitude of the band gap. This tran- 
sition  must clearly have the same BCS temperature 
dependence as is the case with superconductors in 
thermal  equilibrium.  Parker's  model  has its roots in the 
Rothwarf-Taylor rate  equations [S]. The  assumption is 
made  that, in most cases, it is more likely that a  recom- 
bination phonon will be reabsorbed by the supercon- 
ductor than escape from it. This implies that 7? % T~ 
and  the  relationship between the  quasiparticle  and 
phonon  concentration  can  then be approximated by 
Parker applies this  approximation to a  Debye  model 
to describe the phonon density of states. The effective 
temperature  T*  can then be approximated by 
N m / N m T   ( N / N T ) 2 *  
(23) 
where X ,  = 2A(T)/kT and X; = 2A(T*)/kT*.  The BCS 
dependence of the band gap is used to calculate the 
magnitude of the  band  gap  due  to excess quasiparticles. 
The computed band gaps of the Owen-Scalapino and 
Parker models are  compared  in figure 7 at T = 0 K for 
different quasiparticle injection levels. The resemblance 
to Parker's published data confirms the  accuracy of the 
computer  implementation. 
The choice of the gap suppression  model is available 
as an option for the user of the software. 
5. Quasiparticle detectors 
The current-voltage characteristics of a SIS interface will 
be modified if excess quasiparticles are present at  the 
interface due  to external stimuli such as injection from a 
preceding interface. The role of the excess quasiparticles 
can be modelled by recognition of the fact that the 
density of states function is changed. This is modelled 
by the inclusion of a modified chemical potential p* in 
the Fermi function of the superconductor containing 
the excess quasiparticles. The total quasiparticle con- 
centration is obtained from the solution of the modified 
Rothwarf-Taylor rate  equations  and p* can  then be cal- 
culated from equation (21). The  suppression of the band 
gap  due  to the presence of excess quasiparticles is also 
calculated  and  the results are  then used to calculate  the 
resulting tunnelling current using equation (7), but with 
+(E,  qv) modified to include p* as 
1 
'(" qv) = 1 + exp{[E - (p* + qV)]/kT} 
1 
1 + exp(E/kT) ' - 
The  computed current-voltage characteristics of typical 
superconductor detectors at TIT,, = 0.8, using Owen- 
Scalapino band-gap suppression, are shown in figure 8 
for n = 0 and 0.04, for A3/A2 = 1, A3/A2 = 2 and 
A3/A2 = 10 respectively. The band-gap suppression of 
A2 can clearly be observed as a shift in the points of 
discontinuity. 
6. Some  trends  in  quasiparticle  detection 
If a superconductor interface is to be used as a quasi- 
particle detector it is necessary that the measured tun- 
nelling current give a direct indication of the excess 
quasiparticle concentration. Normally this is done by 
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(a)
where Reff is an effective recombination rate constant 
given by 
&ff = + zy/zB)* 
The boundary condition N o  is calculated from equation 
(17) if a 2 N / a x 2  = 0 at x = 0. This gives 
N i  = N $  + (Zo/K)(l +fTY/zB). (19) 
Iguchi [lo] relates the tunnelling current density ( J )  to 
the injection rate by Io = J/qd,  where d is the thickness 
of the superconductor. The  boundary condition N o  can 
thus be calculated from a knowledge of the magnitude 
of the tunnelling current. The other  boundary condition 
requires that  no excess quasiparticles by present at 
x = CO. Wong et a1 [S] give an analytical solution for 
equation (18) which  satisfies both boundary conditions, 
\ ,  
where ,l = (D/2Reff N#j2,  the quasiparticle diffusion 
length near thermal equilibrium. The computed excess 
quasiparticle density is given in figure 4 for z y  = 10 PS, 
7B=5ps, K =  10-12Cm3S-1, d = 5 0 A ,  D=20cm2 
s-l  and no = ( N o  - NT)/4N(0)A = 0.2244. N(0)  is the 
single-spin density of states and is taken as 
3 x i022cm-3 ev". 
4. Non-equilibrium supercond ct r 
band-gap  suppression 
It is  well known that the presence of excess quasi- 
particles will suppress the superconductor band gap 
[ll]. Owen and Scalapino [l23 developed a model to 
describe the band-gap suppression by assuming that the 
interface is in thermal equi ibrium, but not in chemical 
equilibrium. The excess quasiparticles thus introduce an 
Computer model for the simulation of quasiparticle injection 
effective chemical potential p*. The normalised excess 
quasiparticle concentration (n) is  given by 
n = ( N  - Nr)/4N(O)Ao 
= L { C  1 + exp[(E - p*)/kT]]" m 
A0 0 
- (1 - exp(E/kT))"} dE (21) 
where E = (E' + N is the total quasiparticle 
density, NT the thermal equilibrium quasiparticle 
density and A .  the superconductor bandgap at T = 0 K 
and n = 0. 
The BCS gap equation is modified  with p* and 
becomes 
(N(0)V)" = {-fiatan h[ (E  - p*)/kTl/2E dE (22) 
where h o c  is the cut-off  energy  for the assumption of a 
constant band gap for weak-coupling superconductors. 
The actual band gap  at  a specified temperature and 
quasiparticle injection level  is numerically computed by 
the simultaneous solution of the two integral equations. 
The computed values of the effective  chemical potential 
are shown in figure 5 as a function of the excess quasi- 
particle concentration at T/T,, = 0.3 and  are in agree- 
ment with results reported by Parker and Williams 
Computed values of the relative band gap (A/Ao)  are 
shown in  figure 6 as a function of temperature at differ- 
ent injection levels. The result for n = 0 is clearly the 
equilibrium (p* = 0) BCS temperature dependence of the 
band gap. The results are similar to those reported by 
Owen and Scalapino [12]. The instability which  is 
shown at T/T,, 0.1 for n = 0.16 was first reported by 
Chang  and Scalapino [l41  and occurs if the free  energy 
of the interface is greater than  that of the normal state. 
This was included in the computer model by a piecewise 
linear approximation of the quasiparticle density insta- 
bility  locus as a function of temperature [14]. All speci- 
fied  excess quasiparticle densities are first compared 
hoc 
~131. 
0 10 20 30 40 5 0  
Distance Ipm)  
Figure 4. Normalised excess quasiparticle concentration as 
a function of distance. 
-3 2 
l o g  n 
1 0 
Figure 5. Modified chemical potential as a function of 
normalised excess quasiparticle concentration at 
TIT,, = 0.3. 
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Figure 3.5: (a) Relative superconductor band gap as a function of temperature at different
quasiparticle injection levels. (b) Effective chemical potential as a function of normalized
excess quasiparticle concentration at T/Tc2 = 0.3. From [28].
The suppressed values for the band gap and the effective chemical potential was then
used to calculate the resulting tunnelling current of the detector interface, using (3.1.32), but
with ψ(E, qV) modified to inclu e µ∗ as
ψ(E, qV) =
1
1+ e[E−(µ∗+qV)]/kT
− 1
1+ eE/kT
. (3.1.44)
The computed current-voltage characteristics of typical SIS detectors are shown in Figure
3.6, at T/Tc2=0.8, for n=0 and n=0.4, for ∆3/∆2=1, ∆3/∆2=2 and ∆3/∆2=10, resp ctively. The
band gap suppression of ∆2 is clearly observed as the shift in the points of discontinuity.
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Computer  model  for the simulation of quasiparticle injection 
0 1 2 3 
0 0 .5  1.0 1 .5  
q l ' l ( A 2  * A 3 1  
Figure 8. Current-voltage characteristics of detector SIS 
junction at TIT,, = 0.8 and different quasiparticle injection 
levels. (a) A3/A2 = 1 ,  (b)  AJA, = 2, (c) A3/A2 = 10. 
choosing A, % A2 and qV c A2 + A,.  The calculated 
results of a  number of hypothetical SIS structures will  be 
shown to illustrate  some  trends  in  the fficiency  of quasi- 
particle  detection. If figure 8 is studied  it would appear 
that very little is gained by choosing A, > A 2 .  The 
detector bias range clearly lies between q v  = A, - A2 
and q V  = A2 + A,,  because the  current increases 
monotonically with excess quasiparticle concentration. 
An increase in A3/A2, however, decreases the  detection 
bias range although the magnitude of the current is 
increased slightly. For AJA2 = 1  the  detection bias 
8 0  11 d 
Figure 9. Quasiparticle injection  efficiency of detector SIS 
junction at TIT,, = 0.8 and n = 0.04. AJA, = 1 (0) ; 2 (0) 
and 10 (0). 
range  stretches virtually from 0 to qV = A2 + A, = 2A. 
In figure 9 the calculated quasiparticle efficiencies are 
shown for the  mentioned  three SIS structures with 
n = 0.04. The results clearly illustrate why A, must be 
chosen much  larger than A 2 .  When A3/A2 = 1  the 
detection  current  contains  a very small  quasiparticle 
component. If A3/A2 % 1  the efficiency  is virtually 100% 
and  thus guarantees that the  detection  current is a  true 
indication of the presence of excess quasiparticles. 
Another important requirement for a quasiparticle 
detector is that there  must be a  linear  elationship 
between the excess quasiparticle concentration and the 
increase in detection current, n/nT a AZ/ZT. Both the 
excess quasiparticle concentration and the current are 
compared with their thermal equilibrium values at a 
specified detector bias. The SIS junction with A3/A2 = 10 
was chosen for the linearity analysis. The  computations 
were done at different temperatures and at different 
detector biases in the range A, - A2 c qV c A2 + A,.  
In figure 10 the  computed  relationship between 
log(AZ/ZT) and log(n/n,) are shown at TIT,, = 0.2, 0.4 
and 0.9 respectively. The relative detector biases are 
qV/(A2 + A,) = 0.824, 0.868 and 0.978 for TIT,, = 0.2, 
4V/(A2 + A,) = 0.840, 0.880 and 0.980 for TIT,, = 
0.4 and qV/(A2 + A,) = 0.916, 0.940 and 0.988 for 
TIT,, = 0.9. 
The first important result is that linearity is vastly 
improved at  higher working  temperatures. At lower 
temperatures  the slope tends to decrease at  higher injec- 
tion levels before a  sudden increase occurs at very high 
injection levels. This effect becomes less pronounced  at 
higher temperatures as is illustrated in figure lqb). At 
temperatures near T,, the decrease of slope has disap- 
peared completely and one would expect a continual 
increase in the linearity range of injection level as the 
temperature is increased. The onset of non-linearity 
occurred roughly at log(n/n,) = 0.8, -0.65 and - 1.8 
respectively. The respective thermal equilibrium values 
were computed  as nT = 6.801 x lo-', 8.728 x lo-, and 
0.2561 for the  three cases. The  corresponding  quasi- 
237 
Figure 3.6: Current-voltage characteristics of an SIS detector junc at T/Tc2=0.8 and dif-
ferent quasiparticle injection levels. (a) ∆3/∆2=1, (b) ∆3/∆2=2, and (c) ∆3/∆2=10. From [28].
An overview article about non-equilibrium quasiparticle processes in superconducting
tunnelling structures was als published in a South African journa [33].
3.1.3 The superconducting Gray-transistor
In the 1980’s the description of the Gray transistor [34] was seen as a major breakthrough in
the search of a superconducting three-terminal device with transistor-like behavior.
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A typical Gray transistor structure is shown in Figure 3.7. It comprises a stack of two
tunnelling junctions, with the middle superconducting layer common to both junctions. All
the superconducting layers are made from the same material and thus have the same super-
conducting band gap (∆).
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Abstract. A computer  model  is used to  simulate the DC performance of the Gray 
transistor. A procedure  for the approximation of the  recombination lifetime, the 
phonon pair-breaking  time constant and  the phonon  escape time  is described. The 
accuracy of the  model  is  verified by comparison of the simulation  results  with 
measured values  obtained  by  Gray. 
1. Introduction 
The description of the Gray  transistor [l]  was an 
important  breakthrough in the search for superconduc- 
ting three-terminal devices with transistor-like behav- 
iour. A typical Gray transistor structure is shown in 
figure 1. It comprises a stack of two tunnel junctions 
with the middle superconducting layer common to  both 
tunnel junctions. The three superconducting layers are 
made from the same material and will thus have the 
same superconducting band gap (A) .  The first tunnel 
junction is biased above the sum gap (2A).  This results 
in a high concentration of quasiparticles tunnelling 
through  the  junction.  These  quasiparticles  then  traverse 
the middle superconducting layer. The second tunnel 
junction is biased below the sum gap and is used as a 
quasiparticle detector. The quasiparticles impinging on 
the second junction exceed the  steady-state  equilibrium 
value and the choice of bias ensures that the resulting 
increase in detector current is a direct consequence of 
the excess quasiparticles. 
The current gain mechanism is explained by Gray 
[ l ]  and  elaborated  upon by Frank et a1 [ 2 ] .  They 
ascribe the current gain to the ability of a tunnelling 
quasiparticle to appear  either hole-like or electron-like. 
It is thus possible for a hole-like particle to tunnel back 
to the base of the transistor and this cyclic tunnelling 
process from the base to the collector and back will 
continue until the particle recombines to form a  Cooper 
pair. The  current gain is defined as 
A ,  = AI/Ii (1) 
where AI represents the excess collector current and Ii 
the injected current from the first junction. If the bias 
voltage of the first junction is chosen low enough to 
ensure that the excess quasiparticle  concentration ( A N )  
is  very small compared with the  steady-state equi- 
librium concentration (N,) ,  then it can be  safely 
assumed that the excess collector  current will  be directly 
proportional to the excess quasiparticle concentration. 
It then follows that 
AI = aAN  (2)  
where x is a  proportionality  constant. The excess quasi- 
particle concentration can be approximated by solving 
the Rothwarf-Taylor rate equation [3] for low  level 
injection conditions, AN < N , .  The solution is  given  by 
N Z  = N: + - Io (1 + ??/?R) (3) 
K 
Figure 1. The Gray transistor structure. where N is the total  quasiparticle  oncentration, I o  the 
quasiparticle injection rate, K the  recombination  rate 
t On sabbatical leave from Department of Electrical and Electronic 'Onstant, '7 the phonon escape time and 'R the phonon 
Engineering, University of Stellenbosch, South Africa. lifetime against  pair breaking. Iguchi [4] specified the 
0953-2048/89/030202 + 04 $02.50 @ 1989 IOP Publishing Ltd 
Figure 3.7: Structure of a Gray transistor. From [35].
The first junction is biased above the sum gap (2∆), which will result in a high concen-
tration of quasiparticles that will tunnel through the junction. The injected quasiparticles
will then traverse the ’base’ region of the device and will impinge on the second tunnelling
junction, which is biased below the sum gap, and is used as a quasiparticle detector.
The current gain of the Gray transistor is defined as
Ai = ∆I/Ii (3.1.45)
where ∆I is the excess collector current, and Ii the injected current from the first junction.
Furthermore, the relationship between Ii and the injection rate (Io) was defined by Iguchi
[36] as
Io = Ii/qAd (3.1.46)
where q is electron charge, A the area of the injection junction and d the thickness of the
injection insulation layer.
If the bias voltage of the first junction is chosen to be low enough, the excess quasipar-
ticle concentration (∆N) will be negligible when compared to the steady-state equilibrium
concentration (NT). The excess collector current will then be directly proportional to the
excess quasiparticle concentration. It thus follows that
∆I = α∆N (3.1.47)
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where α is the constant of proportionality.
The excess quasiparticle concentration is approximated from the solution of the Rothwarf-
Taylor rate equation [30] and can be expressed as
∆N = (Io/2κNT)(1+ τγ/τB). (3.1.48)
The theoretical recombination lifetime is defined as
τr = 1/κNT (3.1.49)
and the effective recombination lifetime as
τe f f = τr(1+ τγ/τB)/2. (3.1.50)
By using (3.1.45)–(3.1.50) the current gain can be expressed as
Ai =
ατe f f
qAd
. (3.1.51)
It is clear from the expression of the gain that the geometry of the junction and the time
constant are critical parameters.
Gray’s original transistor structure [34] was simulated with the software that was de-
veloped at Hirst Research Centre [28]. The values were then compared with the reported
measured values.
Gray used three 300 Å thick aluminum layers for the superconductors, and the normal
state resistance values of the injector and detector junctions were 16 Ω and 0.016 Ω, respec-
tively. The detector area (A) was calculated from the specified product RA ' 3.75× 10−4
Ω-cm2, as 3.75× 10−4 cm2. The appropriate time constants were approximated in the soft-
ware [28], based on published data [37, 38].
The computed values of ∆I were plotted against Ii at different temperatures in Figure
3.8. The slope of the graph thus represents the current gain as was defined in (3.1.45). The
temperature values were chosen to correspond to the values used by Gray to measure the
gain of his transistor. The detector bias was chosen as qV/2∆(T) = 0.75 for all calculations.
It is clear from Figure 3.8 that the gain curve did not extrapolate back to the origin at
low injection levels. The assumption was made that the nonlinearity in gain could probably
be attributed to the fact that the injection current did not increase linearly for injector bias
voltages close to the sum gap. In order to test the assumption, gain values were recalculated
at injector bias voltages that were well above the region of nonlinearity. Low values of
injector current were obtained by increasing the normal state resistance RNN.
The recalculated gain curves are shown in Figure 3.9. The least-squares straight-line
fits all extrapolate to the origin, validating the assumption of nonlinearities in the injection
current at low injector bias values.
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Computer simulation of the superconducting  Gray transistor 
150  reasonable  agreement with the respective average  gains 
- of 4, 2.25, 1.80 and 1.50 reported by Gray. 
- The measured  gains  reported by Gray were virtually , 
- constant over the  rep rted  injec i n ra ge and  this  can 
100 - probably be ascribed to a  much  more  linear  injector - - 0.625 K 
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current  characteristic than predicted. a 1 
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5. Concluslons 
model.  It  also  confirms that  the time constants  reported 
by Kaplan et a1 are indeed directly applicable  to  practi- 
Figure 4. Simulated current gains at different temperatures. cal cases. The calculated values of the effective recombi- 
nation lifetime were smaller than 1.4 ps for all cases. 
This is significantly lower than  the values of 10 PS and 
I 
0 10 20 30 gain values is evidence for the validity of the  c mputer 
I i  ( C I A )  
extrapolate to (0, 0) are observed. This phenomenon 
can  probably  be  explained by the  non-linear increase of 
the calculated injector current at biases which are just 
above the sum gap (figure 2). In order to verify this 
assumption,  gain values were recalculated  with all injec- 
tor bias  voltages well above  the region of non-linearity. 
Low values of injector  current were obtained by 
increasing the normal state resistance R,, of the  junc- 
tion. This ensured that  the bias voltage could be main- 
tained above the non-linear region, even for very low 
injection  currents. The recalculated values are shown in 
figure 5. Least-squares  traight-line fits are superim- 
posed on the  graphs. All the  straight-line approx- 
imations extrapolate to (0, 0) and this clearly validates 
the  assumption  mentioned. 
The slopes of the  graphs  at 0.625 K, 0.650 K, 
0.695 K and 0.703 K correspond to current gains of 
3.35, 2.94, 2.16 and 2.06 respectively. These values are  in 
I5O *
14 p used by Frank et a1 [2]. This  points to a  probable 
overestimation of current gain by the  latter  model. 
The fact that the phonon trapping factor must be 
chosen by the user can be used to fine tune the com- 
puter model to measured data. The model can also be 
used to approximate the phonon trapping factor of a 
specified structure by matching  calculated  and  mea- 
sured gains. This  can be  very  useful if published phonon 
trapping factors are not readily available as was the 
case for aluminium. 
The accuracy and versatility of the  computer model 
makes it a useful design and research tool. 
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tion. This ensured that  the bias voltage could be main- 
tained above the non-linear region, even for very low 
injection  currents. The recalculated values are shown in 
figure 5. Least-squares  traight-line fits are superim- 
posed on the  graphs. All the  straight-line approx- 
imations extrapolate to (0, 0) and this clearly validates 
the  assumption  mentioned. 
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Figure 3.9: Simulated current gain of Gray transistor for linearized injector current at differ-
ent temperatures. From [35].
The current gain values were calculated as 3.35, 2.94, 2.16 and 2.06 at temperature va-
lues of 0.625 K, 0.650 K, 0.695 K and 0.703 K, respectively. These values were in reasonable
agreement with the measured gain values of 4, 2.25, 1.8 and 1.5, as reported by Gray [34].
An inherent feature of the Gray transistor is the fact that the current gain is strongly
influenced by temperature due to the exponential decay of the quasiparticle recombination
lifetime (τr) with increasing temperature [37]. This will be an inherent characteristic for any
Gray transistor if the same superconducting material is used for all the layers.
In [39] the notion, that the decline in current gain with increasing temperature could
be countered by substitution of the ’collector’ material with a superconductor with a larger
band gap, was tested. In theory such a material would counter the decaying current gain if
temperatures were increased.
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The original Gray transistor structure [34, 35] was used as reference structure. In the test
structure the ’collector’ was replaced with a 300 Å layer of niobium.
The computed temperature dependence of the current gain of the reference structure is
shown in Figure 3.10 for different detector bias voltages.
temperature, will be to introduce some mechanism which will 
exhibit an increase in current gain with rising temperature. 
Such a mechanism can be incorporated in Gray’s original 
transistor structure by replacing the ‘collector’ with a super- 
conducting material with a larger superconducting bandgap. 
This configuration has the potential to counter the loss in 
current gain at  higher temperatures, because it exhibits a dis- 
tinct current peak at  a bias voltage which is equivalent to  the 
difference in band gap^.^ Gain stabilisation is possible because 
this current peak is temperature dependent and will shift 
towards the sum gap voltage at higher temperatures, due to 
the BCS dependence of the superconducting bandgaps on 
t e m p e r a t ~ r e . ~  
The current gain stabilisation mechanism will be most effec- 
tive if the detector bias voltage is chosen in the region where 
the current peak occurs, but slightly larger than the difference 
gap voltage. If the temperature is increased, the gain will drop 
due to the fall in the value of the quasiparticle recombination 
lifetime. The rise in temperature will also suppress the 
bandgap in the ‘base’ more than in the ‘collector’, because the 
latter bandgap was chosen to be larger. The bandgap differ- 
ence will thus increase and the chosen bias voltage will be 
nearer to the current peak, which, in turn, will increase the 
current gain and neutralise the gain drop which was caused by 
the quasiparticle recombination lifetime. 
It is quite clear that the described mechanism has the 
potential to be used for gain stabilisation, but whether the 
process will be effective, is a question still to be answered. The 
stabilisation properties of the proposed transistor structure 
are explored by using a computer model? which was pre- 
viously used to simulate Gray’s original transistor$ with excel- 
lent results. 
Simulation results : The current gain stabilisation properties of 
the proposed transistor structure will be explored and com- 
pared with simulation results of the original Gray transistor. 
All the computed values of current gain were obtained from 
the slopes of least squares fits of data relating the increase in 
detector current to the injector current. The range of injection 
currents was always chosen well above the nonlinearity region 
of the current-voltage characteristic of the injector.$ 
6r  
Fig. 1 Current gain of Gray transistor with AI-AI detector as function 
of temperature 
The original Gray transistor was characterised by injector 
and detector junction normal state resistances of 16Q and 
0.016 Q, respectively, and equal junction areas of 
3.75 x 10-4cm2. The ‘emitter’, ‘base’ and ‘collector’ were all 
made of 300 A thick aluminium layers. The computed tem- 
perature dependence of the current gain of this transistor is 
shown in Fig. 1 for different detector bias voltages. The 
expected sharp drop in gain can easily be observed for all 
values of detector bias. 
In the test structure the aluminium ‘collector’ is replaced by 
a 300A thick layer of niobium. The computed values of 
t PEROLD, w. J . :  ‘A computer model for the simulation of quasiparticle 
injection and detection in superconductor double-junction geome- 
tries’, Supercond. Sci. and Techn. (submitted for publication) 
1 PEROLD, w. I.: ‘Computer simulation of the superconducting Gray- 
transistor’, Supercond. Sei. and Techn. (submitted for publication) 
current gain for this structure are shown in Fig. 2 at different 
temperatures in the detection range between the difference and 
sum gaps. The choice of detector bias voltage is clearly depen- 
dent on the required temperature range for which gain stabili- 
sation is required. In the temperature range between 0.625 K 
and 0 4 K ,  the obvious choice of bias voltage is about 
1.28 mV. If the required temperature range is decreased, the 
optimum bias voltage also decreases, with a resulting increase 
in current gain. Additional current gain can thus only be 
obtained with a sacrifice of temperature range. These trends 
can clearly be observed in Fig. 3, where the computed current 
gain is shown as a function of temperature at different detec- 
tor bias voltages. The vast improvement in current gain stabil- 
ity is apparent when Fig. 3 is compared with the values shown 
in Fig. 1. 
~ 
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Simulations were also done at temperatures below 0.625 K. 
It was clear that the exponential rise in the quasiparticle 
recombination lifetime at  temperatures below 0.6 K (T /T ,  2 
0.5) was dominant and that no gain stabilisation could be 
obtained. 
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Conclusions:  A procedure to obtain temperature insensitive 
current gain in Gray transistor structures has been described. 
Computer simulations were used to confirm that the approach 
was indeed practical. It also helped to establish a feeling for 
the correct choice of detector bias voltages, gain and tem- 
perature ranges which can be expected from the structures. 
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Figure 3.10: Calculated current gain of reference Gray transistor with Al-Al detector as func-
tion of temperature, for different detector bias voltages. From [39].
The computed current gain of h test structure, as a function of the temperature for
different detector bias voltages, is shown in Figure 3.11. A vast improvement in current
gain stability was observed wh compared to th values that we e shown in Figure 3.10.
It was, however, also observed that, in order to obtain the additional current gain stability,
the operational temperature range became smaller. That was true for temperatures bel
0.625 K, which was co firmed by additional simulations, as well as higher temperatures, as
observed in Figure 3.11.
The gain stabilized Gray transistor has some sentimental value for me, as it was patented
by GEC Hirst Research Centre – a first for me at that time. The letter from the GEC Patent
Department confirming that the patent will be filed in the USA, Japan and Europe is shown
in Figure 3.12.
A review article on three-terminal superconducting devices that utilized quasiparticle
tunnelling as basic operational principle, such as the Gray transistor and the Quiteron, was
published in a South African journal [40].
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temperature, will be to introduce some mechanism which will 
exhibit an increase in current gain with rising temperature. 
Such a mechanism can be incorporated in Gray’s original 
transistor structure by replacing the ‘collector’ with a super- 
conducting material with a larger superconducting bandgap. 
This configuration has the potential to counter the loss in 
current gain at  higher temperatures, because it exhibits a dis- 
tinct current peak at  a bias voltage which is equivalent to  the 
difference in band gap^.^ Gain stabilisation is possible because 
this current peak is temperature dependent and will shift 
towards the sum gap voltage at higher temperatures, due to 
the BCS dependence of the superconducting bandgaps on 
t e m p e r a t ~ r e . ~  
The current gain stabilisation mechanism will be most effec- 
tive if the detector bias voltage is chosen in the region where 
the current peak occurs, but slightly larger than the difference 
gap voltage. If the temperature is increased, the gain will drop 
due to the fall in the value of the quasiparticle recombination 
lifetime. The rise in temperature will also suppress the 
bandgap in the ‘base’ more than in the ‘collector’, because the 
latter bandgap was chosen to be larger. The bandgap differ- 
ence will thus increase and the chosen bias voltage will be 
nearer to the current peak, which, in turn, will increase the 
current gain and neutralise the gain drop which was caused by 
the quasiparticle recombination lifetime. 
It is quite clear that the described mechanism has the 
potential to be used for gain stabilisation, but whether the 
process will be effective, is a question still to be answered. The 
stabilisation properties of the proposed transistor structure 
are explored by using a computer model? which was pre- 
viously used to simulate Gray’s original transistor$ with excel- 
lent results. 
Simulation results : The current gain stabilisation properties of 
the proposed transistor structure will be explored and com- 
pared with simulation results of the original Gray transistor. 
All the computed values of current gain were obtained from 
the slopes of least squares fits of data relating the increase in 
detector current to the injector current. The range of injection 
currents was always chosen well above the nonlinearity region 
of the current-voltage characteristic of the injector.$ 
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3.75 x 10-4cm2. The ‘emitter’, ‘base’ and ‘collector’ were all 
made of 300 A thick aluminium layers. The computed tem- 
perature dependence of the current gain of this transistor is 
shown in Fig. 1 for different detector bias voltages. The 
expected sharp drop in gain can easily be observed for all 
values of detector bias. 
In the test structure the aluminium ‘collector’ is replaced by 
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current gain for this structure are shown in Fig. 2 at different 
temperatures in the detection range between the difference and 
sum gaps. The choice of detector bias voltage is clearly depen- 
dent on the required temperature range for which gain stabili- 
sation is required. In the temperature range between 0.625 K 
and 0 4 K ,  the obvious choice of bias voltage is about 
1.28 mV. If the required temperature range is decreased, the 
optimum bias voltage also decreases, with a resulting increase 
in current gain. Additional current gain can thus only be 
obtained with a sacrifice of temperature range. These trends 
can clearly be observed in Fig. 3, where the computed current 
gain is shown as a function of temperature at different detec- 
tor bias voltages. The vast improvement in current gain stabil- 
ity is apparent when Fig. 3 is compared with the values shown 
in Fig. 1. 
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Conclusions:  A procedure to obtain temperature insensitive 
current gain in Gray transistor structures has been described. 
Computer simulations were used to confirm that the approach 
was indeed practical. It also helped to establish a feeling for 
the correct choice of detector bias voltages, gain and tem- 
perature ranges which can be expected from the structures. 
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Figure 3.11: Calculated cu rent gain of test Gray transistor with Al-Nb detector as function
of temperature, for different detector bias voltages. From [39].
Figure 3.12: Letter from GEC Patent Department confirming that patent applications will be
filed in the USA, Japan and Europe in respect of the gain stabilized Gray transistor.
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3.2 Summary
In this chapter my first steps in superconductivity research were described. The main thrust
of my research at GEC Hirst Research Centre was focused on understanding and modeling
the mechanisms of single particle (quasiparticle) tunnelling in NIS or SIS junctions [25, 28,
35, 39]. That was important, because the ultimate goal in superconducting electronics was,
as was the case for semiconductor electronics, to have a three-terminal switching device that
can be utilized as a binary switch.
Upon my return to Stellenbosch in 1989 I decided to see whether it was possible to estab-
lish a research activity in superconducting devices alongside the semiconductor research on
advanced simulation techniques. The initial progress was slow, but I managed to get a few
postgraduate students interested in superconductivity, mainly looking at simulation aspects
of Josephson junctions, SQUIDs and three-terminal devices [41, 42, 43, 44].
In the early 1990’s superconductivity research in South Africa was done at some uni-
versities, but the focus was on materials and the theory of superconductivity. In an effort
to introduce superconducting device electronics to the South African research fraternity a
number of review articles on tunnelling, three-terminal devices and SQUID magnetometers
were published in South African journals [33, 40, 45].
Stellenbosch University  https://scholar.sun.ac.za
Chapter 4
Low-temperature superconductor
devices – Collaboration with UC
Berkeley
At Stellenbosch University academics are entitled to take a one year sabbatical every seven
years. Realizing that I was due for my next sabbatical in 1995, I decided to send my CV to a
number of research groups working in the superconductivity field, amongst others a letter to
Prof Theodore Van Duzer at the University of California at Berkeley. Prof Van Duzer’s group
was one of the leaders in superconductivity device research, with a very high international
reputation. That is why I considered that specific application as a very long shot. I was thus
thrilled, and a little shocked, when I heard that I was welcome to join the group for my 1995
sabbatical.
The IEEE AP/MTTS ’94 conference was scheduled to be hosted at Stellenbosch Univer-
sity, with a special session on superconducting devices. As I was already accepted to go to
UC Berkeley the next year, and keen to meet Prof Van Duzer, he was invited for a keynote
speech, and also to chair the superconductivity session at IEEE AP/MTTS ’94. Our first coffee
shop outing to Julian’s Coffee shop in Stellenbosch is depicted in Figure 4.1.
Meeting this larger than life, humble and inspiring man was the start of the most rewar-
ding journey of my academic career. It was thus with a lot of excitement and apprehension
that our family started this journey to Berkeley early in January 1995.
4.1 Complementary Output Switching Logic
In January 1995 Prof Van Duzer’s research group at UC Berkeley was an interesting selec-
tion of researchers and students from all over the world. The group was about 20 strong,
with students from India, China and Japan, one research fellow from the USA and one very
apprehensive South African academic on sabbatical.
The whole group was accommodated in one laboratory area, everyone in front of a UNIX
terminal, back-to-back with a fellow researcher. The shielded room, where the low-Tc de-
44
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Figure 4.1: Coffee with Prof Van Duzer (right) and colleague, Howard Reader (middle), at
Julian’s Coffee Shop in Stellenbosch.
vice measurements were done, was on the left as one entered the room. As it turned out,
my back-to-back fellow researcher was Mark Jeffery, the research fellow. His first words to
me were "I want to show you something that we have done, and I think it is kind of cool". I
was somewhat taken aback by his bold statement, but then he showed me the results, and it
was very, very cool indeed. They were the first to show how efficiently different moat struc-
tures could be used to trap stray flux, thus avoiding the malfunctioning of superconducting
circuits [46].
In early 1995 the maximum clock speed of the Intel® Pentium® processor was 120 MHz.
The state of the art with regard to clock speed of superconducting voltage-state logic circuits
was 2.3 GHz, which was achieved by the Modified Variable Threshold Logic (MVTL) family
of gates [47], more than an order of magnitude faster than their semiconductor counterparts.
Prof Van Duzer challenged me to investigate other implementations of voltage-state gates
that could possibly push the boundaries as far as clock speeds were concerned.
The MVTL family of gates was the most widely used at the time, due to its relatively
large static operating margins. It consisted of an OR gate, complimented by a 2 OR/AND
combination and a timed inverter. The timed inverter was generally considered to be the
least reliable of the family of gates.
I started looking at the work of Fang [48] and Luong [49]. The Fang-Luong gates were
thoroughly tested by simulation and serious problems were identified, especially as clock
frequencies moved into the GHz range. Subsequently a new voltage-state logic family, Com-
plementary Output Switching Logic (COSL), was proposed [50]. It was based on the Fang-
Luong family, but with a range of fundamental design changes to make the family more
robust and versatile.
4.1.1 Functionality principles of the OR/AND, NOR/NAND and XOR gates
A basic COSL OR/AND gate is shown in Figure 4.2. It is clear that the input of the gate is a
one-junction SQUID, which drives a two-junction SQUID at the output. The gate is clocked
by a three-phase clocking scheme, of which Clock 1 and Clock 2 in Figure 4.2 are the first two
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clocks in the scheme. The Josephson junctions in the clock shaper circuits, driven by Clock
1 and Clock 2, respectively, are designed to switch for the positive portion of every clock
cycle, thus giving a very stable bias reference of 2.5 mV at the input and the output. The
one-junction SQUID will be reset by the negative portion of every clock cycle. The choice of
the input bias resistor at the input will determine whether the gate functions as an OR, or
an AND gate.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 6, NO. 3, SEPTEMBER 1996 125 
Complementary Output Switching Logic-A New 
Superconducting Voltage-S tat  Logic Family 
Willem J. Perold, Member, IEEE, Mark Jeffery, Member, IEEE, 
Zuoqin Wang, and Theodore Van Duzer, Life Fellow, IEEE 
Abstract-A new superconducting logic family, complementary 
output switching logic (COSL), is proposed. The family consists of 
AND, NAND, OR, NOR, and XOR gates. The performance of the 
gates is predicted with a procedure that evaluates the dynamic 
performance when all circuit parameters are randomly varied 
around the nominal values. The simulated performance of the 
gates is compared with modified variable threshold logic (MVTL) 
at 5 GHz and 10 GHz. The functionality and margins of the COSL 
gates are verified by measurements at low speed. 
I. INTRODUCTION 
NUMBER OF voltage-state logic families have been pro- A posed in the past [ 11. Of these families MVTL (modified 
variable threshold logic) [2] is probably the most widely used 
due to its reliability and large static margins. The basic gate 
in this family is an OR gate, which is complemented by a 2 
OWAND combination and a timed inverter. It is generally 
accepted that the timed inverter is the main drawback of 
the family. In the present work we describe a new type of 
complementary output switching logic (COSL) designed for 
operation at 5-10 GHz clock frequencies. The gates have 
been designed and optimized using a Monte Carlo simulation 
method. 
The COSL family is based upon the previous work of 
Fang [4] and Luong [5 ] .  The Fang-Luong logic family was 
tested rigorously by simulation on the single-gate level, and 
problems were identified that limit the usefulness of the family, 
especially at gigahertz clock frequencies. The COSL gates 
incorporate the same basic principle proposed by Fang and 
Luong, but a number of fundamental design changes are made 
to increase the reliability and versatility of the gates at high 
speed. 
In the following section the operation and design prin- 
ciples of the COSL family are discussed, and optimized 
parameter values are given. Section I11 describes the yield- 
predictiodoptimization procedure based on circuit parameter 
spreads. This procedure will be utilized to evaluate the theo- 
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Schematic diagram of a typical COSL gate with one-junction SQUID 
retical performance of the new logic family at 5 and 10 GHz. 
The implementation of a trim facility to cancel global process 
variations is described in Section IV. The results of the 
final optimized calculations are given in Section V, and a 
comparison is made with MVTL. Low-speed test data of the 
COSL family on the single-gate level is presented in Section 
VI, and a summary and conclusion are given in the final 
section. 
11. THE COMPLEMENTARY OUTPUT SWITCHING 
LOGIC GATES: AND/NAND, ORNOR, AND XOR 
A schematic diagram of a COSL OWAND gate is shown 
in Fig. 1. The gate consists of a one-junction SQUID input 
and a two-junction SQUID output. The propagation of data 
in latching logic may employ three-phase clocks; clock 1 and 
clock 2 in Fig. 1 are two of the three phases. When the current 
supplied by the clocks exceeds the critical current of the clock- 
shaping junctions, those junctions switch and clamp the bias 
voltage of the input and output stages at 2.5 mV. 
The input SQUID switching and the complementary output 
nature of the gate is understood by looking at the current- 
transfer curves in Fig. 2. If the sum of the currents supplied by 
the input drive and clock 1 exceeds the threshold current I t h  of 
the one-junction SQUID [Fig. 2(a)] the current in the inductor 
IL will sharply increase. This current serves as the control 
current Icon for the two-junction SQUID (see Fig. 1). From 
the threshold curve in Fig. 2(b) we see that the control current 
from the switched one-junction SQUID modulates the critical 
1051-8223/96$05.00 0 1996 IEEE 
Figure 4.2: Schematic diagram of a basic COSL OR/AND gate. From [50].
The input one-junction SQUID will switch as soon as the sum of the input current from
the driving circuit and the reference current from the clock exceeds the threshold current (Ith)
of the one-junction SQUID, as is shown in Figure 4.3(a). The circuit was designed so that
the current from the clock during the negative clock cycle will exceed Imin, thus resetting the
one-junction SQUID. As can be seen from Figure 4.3(a), a large inductor current (IL) will be
induced in the inductive loop of the one-junction SQUID, which will serve as control current
(Icon) for the two-junction SQUID. An increase in the control current (Icon) will suppress the
critical current (Imax) of the two-junction SQUID, as can be derived from the the threshold
curve shown in Figure 4.3(b).
The critical current of the series Josephson junction (see Figure 4.2) was designed to be
less than 2Imax, the critical current of the two-junction SQUID when Icon = 0, but larger
than the suppressed value of the critical current of the tw -junction SQUID, when Icon is
flowing in the inductive loop of the one-junction SQUID. When the one-junction SQUID
has switched (Icon > 0), the two-junction SQUID will switch first, due do the suppressed
critical current, but the series junction will not switch, thus giving a high output voltage. On
the other hand, when the the one-junction SQUID has not switched (Icon = 0), the critical
current of the two-junction SQUID is not suppressed, and the series junction will switch
first, leaving the two-ju ction SQUID in a non-switched state, giving a low output voltage.
The gate was designed to switch into a 5 Ω load with a 1 mV output voltage, giving a 200
µA load current.
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Fig. 2. 
the threshold curve of the two-junction SQUID. 
(a) Current transfer characteristic of the one-junction SQUID and (b) 
current I,,, of the two-junction SQUID. The output portion 
of the gate is set up as a race in which either the SQUID or the 
single series junction switches as clock 2 rises. If the critical 
current of the SQUID, as set by its control current, is lower 
than that of the series junction, it will switch first, and vice 
versa. The maximum supply current to the SQUID is lower 
than the value of its critical current when in the condition 
of low control current (one-junction SQUID not switched), as 
seen in Fig. 2(b), so only the series junction switches as clock 
2 rises. The gate output is zero. When the one-junction SQUID 
has switched, the control current to the two-junction SQUID 
reduces its Imax to near its minimum value, and when clock 
2 rises, the two-junction SQUID switches before the series 
junction reaches its critical current. The current through the 
single junction is abruptly reduced, and it cannot switch. The 
gate output is high (about 1 mV). 
The output series junction and the two-junction SQUID 
switching are complementary; logical one output corresponds 
to the two-junction SQUID switching and not the series 
junction, and logical zero output corresponds to the series 
junction switching and not the two-junction SQUID. The 
novelty of the circuit lies in the opportunity to position the 
- 
series Josephson junction in the output. If the junction is 
inserted below the two-junction SQUID, then the inverse 
of the OWAND function is naturally performed. All the 
logic functions (AND, NAND, OR, and NOR) can thus be 
performed with the same basic logic gate. 
The basic AND and NAND gates are shown schemati- 
cally in Fig. 3 .  In order to eliminate reset problems of the 
one-junction SQUID, parameters are chosen so that clock 1 
switches the Josephson junction of the clock-shaping circuit 
in both directions. The positive portion of the clock cycle is 
used for normal switching of the one-junction SQUID, and 
the negative portion of the cycle generates a reverse current 
sufficient for resetting it. The dc bias to the output circuit 
enables adjustment of the bias on the two-junction SQUID. 
The output trimming will be discussed in detail in Section IV. 
It is important to note that no dc offset is required for the 
input and output clocks. 
Another design consideration was the stability of the circuit 
when parameter values were changed. It was found that 
changes in the threshold current I t h  of the one-junction 
SQUID [Fig. 2(a)] directly affected the choice of the nominal 
input/output current. For this particular design, where the 
critical current of the one-junction SQUID was chosen as 
250 pA to avoid large fractional variations on the area of the 
junction, the threshold current is 26% larger than the critical 
current. Even though the percentage changes of the critical 
current I ,  of the junction in the one-junction SQUID and I t h  
are roughly the same, the absolute value of the change of I t h  
is larger. If the nominal input current is chosen too small, the 
change in I t h  can become comparable to it, which will lead 
to failure of the one-junction SQUID. The nominal input and 
output currents were chosen as 200 pA to avoid this problem. 
The nominal load was chosen as 5 0, giving a nominal output 
voltage of 1 mV. Lower values of input/output current will 
only be possible if the tolerances in the fabrication process 
can be decreased. The nominal input current that these gates 
can sink is 200 PA, and care must be taken in interconnecting 
the gates so as not to violate this restriction. The parameters 
have optimized values obtained by the Monte Carlo analysis 
described in the following section. 
Enhanced stability of the complementary output switching 
action between the series Josephson junction and the two- 
junction SQUID was obtained by provision of a 5-0 shunt 
resistor across the series Josephson junction in the case of the 
AND gate and 10-R shunt resistors across each of the Joseph- 
son junctions of the two-junction SQUID in the case of the 
NAND gate. This ensures that the load on the clock-shaping 
junction is the same for every complementary switching action 
at the output. A further important benefit of this switching 
scheme is the fact that the clock feeding the output clock- 
shaping circuit will always see the same resistive load, whether 
the output is high or low. This is also true for the clock driving 
the input clock-shaping circuit. This scheme keeps the voltage 
amplitudes of the clocks on the power bus lines constant with 
a minimum of transients and simplifies matching. 
Note that the one-junction SQUID at the input is clocked by 
the same clock as the output of the previous stage so that they 
are in phase. This was done to ensure that the input signal is 
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of the gate is set up as a race in which either the SQUID or the 
single series junction switches as clock 2 rises. If the critical 
current of the SQUID, as set by its control current, is lower 
than that of the series junction, it will switch first, and vice 
versa. The maximum supply current to the SQUID is lower 
than the value of its critical current when in the condition 
of low contr l current (one-ju ction SQUID n t switched), as 
seen in Fig. 2(b), so only the series junction switches s clock 
2 rises. The gate output is zero. When the one-junction SQUID 
has switched, t e control current to the two-junction SQUID 
reduces its Imax to near its minimum value, and when clock 
2 rises, the two-junction SQUID switches before the series 
junction reaches its critical current. The current through the 
single junction is abruptly reduced, and it cannot switch. The 
gate output is high (about 1 mV). 
The output series junction and the two-junction SQUID 
switching are complementary; logical one output corresponds 
to the two-junction SQUID switching and not the series 
junction, and logical zero output corresponds to the series 
junction switching and not the two-junction SQUID. The 
novelty of the circuit lies in the opportunity to position the 
- 
series Josephson junction in the output. If the junction is 
inserted below the two-junction SQUID, then the inverse 
of the OWAND function is naturally performed. All the 
logic functions (AND, NAND, OR, and NOR) can thus be 
performed with the same basic logic gate. 
The basic AND and NAND gates are shown schemati- 
cally in Fig. 3 .  In order to eliminate reset problems of the 
one-junction SQUID, parameters are chosen so that clock 1 
switches the Josephson junction of the clock-shaping circuit 
in both directions. The positive portion of the clock cycle is 
used for normal switching of the one-junction SQUID, and 
the negative portion of the cycle generates a reverse current 
sufficient for resetting it. The dc bias to the output circuit 
enables adjustment of the bias on the two-junction SQUID. 
The output trimming will be discussed in detail in Section IV. 
It is important to note that no dc offset is required for the 
input and output clocks. 
Another design consideration was the stability of the circuit 
when parameter values were changed. It was found that 
changes in the threshold current I t h  of the one-junction 
SQUID [Fig. 2(a)] directly affected the choice of the nominal 
input/output current. For this particular design, where the 
critical current of the one-junction SQUID was chosen as 
250 pA to avoid large fractional variations on the area of the 
junction, the threshold current is 26% larger than the critical 
current. Even though the percentage changes of the critical 
current I ,  of the junction in the one-junction SQUID and I t h  
are roughly the same, the absolute value of the change of I t h  
is larger. If the nominal input current is chosen too small, the 
change in I t h  can become comparable to it, which will lead 
to failure of the one-junction SQUID. The nominal input and 
output currents were chosen as 200 pA to avoid this problem. 
The nominal load was chosen as 5 0, giving a nominal output 
voltage of 1 mV. Lower values of input/output current will 
only be possible if the tolerances in the fabrication process 
can be decreased. The nominal input current that these gates 
can sink is 200 PA, and care must be taken in interconnecting 
the gates so as not to violate this restriction. The parameters 
have optimized values obtained by the Monte Carlo analysis 
described in the following section. 
Enhanced stability of the complementary output switching 
action between the series Josephson junction and the two- 
junction SQUID was obtained by provision of a 5-0 shunt 
resistor across the series Josephson junction in the case of the 
AND gate and 10-R shunt resistors across each of the Joseph- 
son junctions of the two-junction SQUID in the case of the 
NAND gate. This ensures that the load on the clock-shaping 
junction is the same for every complementary switching action 
at the output. A further important benefit of this switching 
scheme is the fact that the clock feeding the output clock- 
shaping circuit will always see the same resistive load, whether 
the output is high or low. This is also true for the clock driving 
the input clock-shaping circuit. This scheme keeps the voltage 
amplitudes of the clocks on the power bus lines constant with 
a minimum of transients and simplifies matching. 
Note that the one-junction SQUID at the input is clocked by 
the same clock as the output of the previous stage so that they 
are in phase. This was done to ensure that the input signal is 
(b)
Figure 4.3: (a) Current transfer curve of one-junction SQUID, and (b) threshold curve of the
two-junction SQUID. From [50].
The term "complementary" in the name of the logic family was derived from the fact
that either the series junction or the two-junctio SQUID could be in he switc ed state,
depending on the input. This has the benefit that the current supplied by Clock 2 (see Figure
4.2) would be the same, whether the output is high r low.
One of the novel aspects of the COSL family of gates is that the series Josephson junction
can be placed below the two-junction SQUID and not above, as is the case for the OR/AND
configuration. This will automati ally lead to the v rs logic functions, thus re dering a
NOR/NAND configuration.
An XOR logic function AB+ AB can be implem nted with a minimum of 7 gates if the
complements of A and B are not available. In he COSL family of gates, it was possible to
implement the XOR function with a single OR gate. The only differenc eing a single series
Josephs n junction at the input of the g te to limit the input curre t. An important feature
of the gate is that the normal clocking scheme is different from the normal scheme in that
the inpu clock of the XOR gate is not n phase with the output clock of the driver gate, but
lags by one clock cycle. The input to the XOR gate requires two nominal drives of 200 µA
each to impl ment two logical nes, a d no current for logical zeros. The series junction
of the XOR gate was designed to be less than the full drive of 400 µA. The series junction
will thus block the current and prevent the one-junction SQUID from switching when tw
logical ones are applied to the input, as is required for proper XOR functioning.
4.1.2 Calculation of the theoretical yield of gates
The reliability of gates are normally predicted by margin nalyses, where one or two cir-
cuit parameters are changed in consecutive simulation runs, while the functionality of the
gate is observed. By doing that, the sensitivity of a gate to certain parameter changes is ob-
tained. This method is deficient in the sense that simultaneous changes of multiple circuit
parameters, which may influence the reliability of a gate, cannot be predicted.
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For the COSL family a different approach was followed. A Monte Carlo yield predic-
tion process was followed to predict the reliability of the gates. All the parameter values
were statistically varied around their optimum values. Parameter variations depend on the
quality of the fabrication process, and the parameter spreads are normally larger between
wafers and not so large on the same wafer. In order to emulate this realistically a global
(chip-to-chip) parameter variation and a local (on-chip) parameter variation were defined,
all with Gaussian distributions.
The circuit yields were determined by doing HSPICE1 Monte Carlo analyses. Global
and local variations of resistors and inductors were considered. Global changes in critical
current were considered to originate from changes in the critical current density, while local
variations were ascribed to variations in the areas of the Josephson junctions. The spreads
in the capacitance and resistance values of the Josephson junctions were, in turn, ascribed to
the changes in critical current.
The true statistical circuit yield of a gate (y) is defined as
y = y
′ ± L (4.1.1)
where y
′
is the observed yield and L the confidence interval [51]. The confidence interval is
defined as
L = k
√
y′(1− y′)
N
, (4.1.2)
where N is the number of Monte Carlo cycles and k a constant which depends on the con-
fidence level of the prediction. The value of k varies from 2 for a confidence level of 95% to
2.6 for a confidence level of 99%.
4.1.3 Implementation of circuit trim
In practice a non-functional COSL gate can be tweaked to become operational by slight ad-
justments of the DC bias to either the input one-junction SQUID or the output two-junction
SQUID, or both. The trim facility was implemented as a subcircuit in HSPICE to compen-
sate for global parameter variations, and input and output trim voltages were calculated for
every set of global parameters of each Monte Carlo subcycle over sets of local parameter
values.
For the input one-junction SQUID the trim voltage was calculated as that voltage that
would make the ratio of the total bias current and the threshold current of the one-junction
SQUID the same as it would be with nominal circuit parameters with no trim. The threshold
current was calculated from
Ith = Ic sin[arccos(−1/β)] + Icβ arccos(−1/β) (4.1.3)
1Meta-Software Inc.
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where
β =
2piLIc
Φo
(4.1.4)
and L the inductance of the one-junction SQUID, Ic the critical current of the Josephson
junction and Φo a magnetic flux quantum or fluxon (2.07× 10−15 Wb).
For the output trim circuit the ratio between the total bias current and the critical cur-
rent of the two-junction SQUID was calculated for the nominal case, when the one-junction
SQUID was in the switched state. The same ratio was then calculated when the global pa-
rameter spreads were introduced. The output trim voltage was calculated as that voltage
that would restore the ratio to the nominal value.
4.1.4 Calculated yield of optimized gates
All the COSL gates were optimized for optimum yield by Monte Carlo analyses at 10 GHz.
The 3σ global variation for resistors were chosen to be 15%, and the 3σ local variations as
5%. For inductors the respective spreads were 15% and 5%. The global variation in the
critical current density of the HYPRES 1 kA/cm2 fabrication process was taken as 10%, and
the local spread in the Josephson junction area as 5%. The gates were also analyzed with
the same global parameter spreads, but with the 3σ local variation increased to 10%. The
optimized gates are shown in Figure 4.4.
All the gates were tested at 5 GHz and 10 GHz, and 50 Monte Carlo cycles were used for
the optimization process. The 99% confidence level theoretical yields of the gates, without
trimming, are shown in Table 4.1.
Table 4.1: Theoretical yield of COSL family without trimming
YIELD
Gate 5% 3σ local variation 10% 3σ local variation
5 GHz 10 GHz 5 GHz 10 GHz
OR 98+2−5 % 98
+2
−5 % 96
+4
−7 % 94
+6
−9 %
NOR 96+4−7 % 98
+2
−5 % 94
+6
−9 % 86
+13
−13 %
XOR 98+2−5 % 100
+0
−0 % 98
+2
−5 % 100
+0
−0 %
AND 100+0−0 % 100
+0
−0 % 98
+2
−5 % 100
+0
−0 %
NAND 98+2−5 % 98
+2
−5 % 94
+6
−9 % 86
+13
−13 %
From Table 4.1 it is clear that very good yields were obtained at high frequencies, even
with large 3σ local variations and without trimming.
To put the performance of the COSL gates in perspective, the yields were compared
with the basic MVTL family. The MVTL gates were optimized in similar fashion than the
COSL gates. The MVTL family consisted of the OR gate, the two OR/AND combination
and the OR/TI (timed inverter) combination. The 99% confidence level theoretical yield of
the MVTL gates is shown in Table 4.2.
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and critical current of junctions are ohms, picohenries, and microamperes, respectively. 
Configurations of the optimized COSL (a) noninverting AND, OR gates and (b) the inverting NAND and NOR gates. (c) XOR gate. The value 
is 14.3 62 for the AND and NAND gates, 8.8 (2 for the OR and NOR gates, and 9.8 62 for the XOR gate. Units of resistance, inductance, 
still present when the one-junction SQUID is clocked and to 
enhance the operation of the gate at high frequencies. 
The design considerations for the O W O R  gates (see 
Fig. 3) were similar to those for the AND/NAND gates. The 
AND/NAND gates were designed to switch for a nominal 
input current of 200 FA, but not for a current value of 100 
PA. The OR/NOR gates, however, should switch for a nominal 
input current of 100 pA (corresponding to a drive by a fan- 
out-of-2 gate) as well as for a nominal input current of 200 
,!LA (corresponding to a drive by a fan-out-of-1 gate). Strictly 
speaking, the gates are fan-out and fan-in-of-2 gates. Higher 
capability can be easily achieved by changes in the input bias 
resistor Rblas. 
Since the threshold curve of a two-junction SQUID is 
periodic [Fig. 2(b)], doubling the control current incorrectly 
changes the output from the switched state to the super- 
conducting state. In order to prevent this type of erroneous 
switching, it is imperative to limit the input current to the 
gate when it is driven by two fan-out-of-1 gates. This is done 
by using a 10-R feed resistor from each driver gate. The 
nominal load of each driver gate is maintained at 5 R with the 
addition of a 10-0 resistor to the ground. The preceding gates 
thus become fan-out-of-2 gates, although one output resistor 
is connected to the ground and not to a gate. 
The XOR logic function AB+ AB is normally implemented 
with a minimum of seven gates if only A and B ,  and not their 
complements, are available. The basic OR gate configuration 
of the COSL family is used to implement a single-gate XOR 
function, Fig. 3(c). The only difference from the OR gate is 
that a series Josephson junction is provided at the input to 
limit the input current. The operation of the gate rests on the 
fact that a different clocking scheme is used. In the case of 
the XOR gate the input clock is not in phase with the output 
clock of the previous stage, but lags by one clock cycle. The 
_ -  
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still present when the one-junction SQUID is clocked and to 
enhance the operation of the gate at high frequencies. 
The design considerations for the O W O R  gates (see 
Fig. 3) were similar to those for the AND/NAND gates. The 
AND/NAND gates were designed to switch for a nominal 
input current of 200 FA, but not for a current value of 100 
PA. The OR/NOR gates, however, should switch for a nominal 
input current of 100 pA (corresponding to a drive by a fan- 
out-of-2 gate) as well as for a nominal input current of 200 
,!LA (corresponding to a drive by a fan-out-of-1 gate). Strictly 
speaking, the gates are fan-out and fan-in-of-2 gates. Higher 
capability can be easily achieved by changes in the input bias 
resistor Rblas. 
Since the threshold curve of a two-junction SQUID is 
periodic [Fig. 2(b)], doubling the control current incorrectly 
changes the output from the switched state to the super- 
conducting state. In order to prevent this type of erroneous 
switching, it is imperative to limit the input current to the 
gate when it is driven by two fan-out-of-1 gates. This is done 
by using a 10-R feed resistor from each driver gate. The 
nominal load of each driver gate is maintained at 5 R with the 
addition of a 10-0 resistor to the ground. The preceding gates 
thus become fan-out-of-2 gates, although one output resistor 
is connected to the ground and not to a gate. 
The XOR logic function AB+ AB is normally implemented 
with a minimum of seven gates if only A and B ,  and not their 
complements, are available. The basic OR gate configuration 
of the COSL family is used to implement a single-gate XOR 
function, Fig. 3(c). The only difference from the OR gate is 
that a series Josephson junction is provided at the input to 
limit the input current. The operation of the gate rests on the 
fact that a different clocking scheme is used. In the case of 
the XOR gate the input clock is not in phase with the output 
clock of the previous stage, but lags by one clock cycle. The 
_ -  
(b)
PEROLD et al.. COMPLEMENTARY OUTPUT SWITCHING LOGIC 
5.15 
k=0.58 
- 
127 
5.15 
Clock (prev.) DC bias Clock 
P P 
Input 
b i a s  1 
I 0 
Input I 
( 3 3  (10 
5 X 340 output 
j5 i 340 output 
200 200 
"trim 
Clock 1 
5 I 
&--+-- 
Clock (prev.) DC bias Clock 
Input Tf 50 250 
"trim 
DC bias Clock 2 
P P 
- -  
345 output 
(c) 
Fig. 3. 
for 
and critical current of junctions are ohms, picohenries, and microamperes, respectively. 
Configurations of the optimized COSL (a) noni verting AND, OR gates nd (b) the inv rti g NAND and NOR gates. (c) XOR gate. The value 
is 14.3 62 for the AND and NA D gates, 8.8 (2 for the OR and NOR gates, and 9.8 62 for the XOR gate. Units of resistance, inductance, 
still present whe  the one-junction SQUID is clocked and to 
enhance the operation of the gate at high frequencies. 
The design c nsiderations for the O W O R  gates (see 
Fig. 3) were similar to those for the AND/NAND gates. The 
AND/NAND gates were designed to switch for a nominal 
input current of 200 FA, but n t for a current value of 100 
PA. The OR/NOR gates, however, should switch for a nominal 
input current of 100 pA (corresponding to a drive by a fan- 
out-of-2 gate) as well as for a nominal input current of 200 
,!LA (corresponding to a drive by a fan-out-of-1 gate). Strictly
speaking, the gates are fan-out and fan- -of-2 gates. Higher 
capability can be easily achieved by changes in the input bias 
resistor Rbla . 
Since the threshold curve f a two-ju ction SQUID is 
p riodic [Fig. 2(b)], doubling he control current inco rectly 
changes th  output from the switched state to the super- 
conducting state. In order to prevent this type of erroneous 
switching, it is imperative to limit the input current to the 
gate when it is driven by two fan-out-of-1 gates. This is done 
by using a 10-R fe d resistor from ach driver gate. The 
n minal load of each driver gate is maintained at 5 R with the 
addition of a 10-0 resistor to the ground. The prec ding gates 
thus become fan- t-of-2 gates, although one output resistor 
is connected to the ground and not to a gate. 
The XOR logic function AB+ AB is normally implemented 
with a minimum of seven gates f only A and B ,  and n t their 
complements, are available. Th  basic OR gate configuration 
of the COSL family is used to implemen  a single-gate XOR 
funct on, Fig. 3(c). The only difference from the OR gate is 
that a series Josephson junc is provid d at the input to 
limit the input current. The operation of the gate re ts on the 
fact th t a different clocking scheme is used. In the case of 
the XOR gate the input clock is not in phase with the output 
clock of the previous stage, but lags by one clock cycle. The 
_ -  
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Figure 4.4: Configurations of the optimized COSL (a) non-inverting AND and OR gates, (b)
the inverting NAND and NOR gat , and (c) t e XOR gate. The valu for Rbias is 14.3 Ω
for the AND and NAND g tes, 8.8 Ω for the OR and NOR gates, nd 9.8 Ω for the XOR
gate. Units of res stance, indu tance, a d crit cal current of junct ons re Ω, pH, and µA,
respectively. From [50].
Table 4.2: Theoretical yi ld of MVTL f ily without trimming
YIELD
Gate 5% 3σ local variation 10% 3σ local vari tion
5 GHz 10 GHz 5 GHz 10 GHz
OR 100+0−0 % 94
+6
−9 % 100
+0
−0 % 94
+6
−9 %
2 OR/AND 100+0−0 % 92
+8
−10 % 100
+0
−0 % 88
+12
−12 %
OR/TI 100+0−0 % 56
+18
−18 % 92
+8
−10 % 46
+18
−18 %
From Table 4.2 it is clear that the yield of the gates are very high at 5 GHz, but that the
yield drops markedly at 10 GHz, especially in the case of the OR/TI combination.
The new COSL family was presented for the first time at the Bi-annual AmericanWorkshop
on Superconducting Electronics in Farmington, Pennsylvania in October 1995 [52]. At that time
the gates had not been fabricated yet, and only the theoretical principles of operation and
the simulations were presented. It was met a lot of skepticism, specifically with regard to
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the capability of the gates to operate at GHz frequencies.
4.1.5 Low frequency tests of gates
The correct operation of the COSL family was verified by fabricating chips with the various
gates, using the 1 kA/cm2 current density HYPRES process. The layout of the XOR gate is
shown in Figure 4.5. The moats for stray flux trapping can clearly be observed, as well as
the output amplifier to convert the 1 mV output signal to a 2.5 mV output signal (the gap
voltage) into a 50 Ω external load.
130 
YIELD 
Gate 5% 3a local variation 10% 3a local variation 
5 GHz 10 GHz 5GHz 10 GHz 
2 OR/AND 100 i: % 92 ?& % 100 i: % 88 2; % 
OR/TI 100 !:% 56 % 92 ?it% 46 Ti:% 
OR 100 5: % 94 "-"9 % 100 2; % 94 Y g  % - 
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Input trim11 
Fig 4 Layout of COSL XOR gate. 
--(timed inverter) combination. The gates are almost identical 
to those reported by Fujimaki et al. 121 with the exception 
that the critical current of the series Josephson junction at the 
input of the timed inverter was decreased from 200 pA [3] 
to 150 pA. This was necessitated by a very low yield of the 
gate at 10 GHz in the Monte Carlo simulations. We simulated 
the MVTL gates using sinusoidal clocks with a dc offset as 
described in [2]. 
The identical evaluation procedure for the COSL family 
was used to predict the yield of the MVTL gates using the 
same current density. The 99% confidence level theoretical 
yields of the gates are shown in Table 11. It is clear that the 
results are very good at 5 GHz, but the yield drops at higher 
frequencies. This is especially true for the O W 1  combination. 
The unoptimized MVTL gates performed less well. It is also 
clear from the results that the COSL family theoretically 
outperforms the MVTL famly at 10 GHz. 
The 100% yield figures with the 0% confidence interval 
in Tables I and I1 are overly optimistic due to insufficient 
numbers of Monte Carlo cycles. The actual expected yield, 
however, will still be exceptionally high and approaching 
100% if greater than 50 Monte Carlo cycles are simulated. 
The reader should note that the correct operation of a gate is 
dependent on the interrelationship of much more than one or 
two parameters. Therefore, optimization using a conventional 
static margin analysis is much less reliable than a Monte Carlo 
analysis, which varies all parameter values simultaneously. In 
general, we find that all circuits that have been optimized using 
a Monte Carlo method have large static margins. However, 
the converse is not true; circuits that have large static margins 
often have a very low theoretical yield when simulated with 
Monte Carlo variations. The static margins of the COSL 
gates measured experimentally at low speed are given in the 
following section. 
VI. MEASURED PERFORMANCE OF COSL GATES 
We verified the correct operation of the COSL family 
by fabricating chips with various gates using the HYPRES 
process and 1 kA/cm2 current density. The layout of the 
XOR gate is shown in Fig. 4; as can be seen, an amplifier 
is included as an output driver. This rather loose layout of 
the gate occupies an area of approximately 167 x 173 pm2. 
The amplifier converts the 1 mV output signal of the gate to 
a 2.5 mV (gap voltage) signal and is designed to switch into 
an external 50-0 load. 
All the clocks and multiple input waveforms are generated 
by an HP 8175A Digital Signal Generator. The square-wave 
clocks are transformed to the required sinusoidal shape by 
filtering. The three-phase filtered signals are applied to am- 
plificatiodattenuation circuits that provide control over the 
amplitude of the clocks and ensure sinusoidal clocks with zero 
dc offset, as required by the gates. The input signals are passed 
through a series of monostable multivibrators to provide 
control of the pulse width and phase of the pulse relative to the 
clocks. These signals are then amplifieaattenuated to ensure 
low-noise signals of the required amplitude. 
The gates were tested at 5 kHz for proper logic operation. 
The whole logic family was found to be working satisfactorily. 
The observed performances of the OR, AND, XOR, and 
NAND gates are shown in Fig. 5. The observed margins on 
the clocks were high and typically of the order f30%. It was 
not necessary to use any input trimming, but the dc output 
trimming could be used effectively to optimize the margins 
on the clocks. 
Figure 4.5: Layout of COSL XOR gate. From [50].
The fabricated chips were delivered in November 1995, just before I had to return to
Stellenbosch.
On 10 November 1995 we a hieved our first operational COSL gates. The clocks and the
multiple input signals were generated by an HP 8175 A Digital Signal Generator. The input
signals were sent through a series of monostable multivibrators to control the pulse width
and phase relative to the clock signals. The input signals were also attenuated to obtain the
correct amplitude values.
The gates were t sted at 5 kHz for proper operation. The measured results of the OR,
AND, XOR and NAND gates are shown in Figure 4.6. The gates ere quite insensitive to
amplitude variations of the clocks and margins of the order ±30% were obtained. Input
trimming was nev r requir d, but output rimming was successfully used to optimize the
margins on the clock amplitudes.
As can be seen from the measured results, the functionality of the COSL family of ates
was verified at low clock frequencies. Even though we realized that 5 kHz operation was not
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really earth shattering, we (Mark Jeffery and myself) celebrated in the company of Samuel
Adams at our favorite watering hole, Jupiter’s.PEROLD et al.’ COMPLEMENTARY OUTPUT SWITCHING LOGIC 131 
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Fig. 5. Low-speed measured functionality of COSL (a) OR, (b) AND, (c) 
XOR, and (d) NAND gates. Note that a 50-62 resistive-matching network was 
used for all inputs to avoid signal degradation. 
VII. CONCLUSION 
The new COSL voltage-state family has been introduced. 
density of 1 kA/cm2. Low-frequency measurements were used 
to verify correct operation of the AND, OR, NAND, NOR, 
and XOR gates. Experimental testing results of COSL gates 
and circuits operating at multigigahertz clock frequencies are 
discussed in detail elsewhere [8], [9]. 
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(d)
Figure 4.6: Low-speed measured fu ctionality f COSL ( ) OR, (b) AND, (c) XOR, and (d)
NAND gates. A 50 Ω resistive matching network was used for all inputs to prevent signal
degradation. From [50].
4.1.6 High-frequency operation of COSL gates
As was mentioned before, the screened room with the high-frequency sig al generator and
the measurement equipment was on the left as one entered the labo atory area (Fig r 4.7).
The fabricated chips were mounted on the tip of a Petersen probe and contact to the
pads of a chip was made by spring-loaded conductive fing rs. T e prob was the slowly
inserted into the liquid helium dewar, sealed, and then connected to the room emperature
electronics. In Figure 4.8 the new liquid helium dewar is shown. The MuMETAL® ma netic
shield is clearly visible2.
2A MuMETAL® magnetic shield will become manetized over time and need to be demagnetized on a regular
basis. Demagnetization (or degaussing) is done by wrapping a coil around the cylinder an then applying a
slowly decaying sinusoidal current at a low frequency, typically around 6 Hz. A degaussing amplifier was
required for the new dewar and, based on the fact that my third year electronics class at Stellenbosch designed
a 5 W push-pull amplifier f r a practical the previous year, I volunteered to design and build the amplifier. The
only small complicating factor was that the required 1.5 kW power requirement was slightly more than my 5 W
comfort zone. However, I designed the circuit and, with the help of an undergraduate student, Armando, the
circuit was built as well. I remember quite vividly how the power transistors exploded at the first switch-on,
luckily ithout loss of eyes or arms. Fortunately the problem was easily solved and the degaussing amplifier
served the group well for a number of years. Prof Van Duzer insisted, however, that the ugly electronics and
heat sinks be hidden in a nice grey box.
Stellenbosch University  https://scholar.sun.a .za
CHAPTER 4. LOW-TEMPERATURE SUPERCONDUCTOR DEVICES – COLLABORATION WITH
UC BERKELEY 53
Figure 4.7: Mark Jeffery (left) and myself (right) in the screened room, with the instrumen-
tation at the back.
Figure 4.8: The brand new liquid helium dewar, with Mark Jeffery (right) and a technician,
Ben (left). The MuMETAL® magnetic shield is clearly visible.
In early 1996 Mark started testing the COSL family at GHz frequencies in the laboratory
at UC Berkeley. The following E-mail interchanges described the progress:
18 January 1996 "COSL at 1GHz!!!!!!"
1 February 1996 "We did it!!!!!!!!!!!!!!!!!!!!! We have 8 GHz!!!!!!!!!!!!"
8 March 1996 "I got an OR gate to work at 10 GHz today with a 1 GHz pulse input."
For the high-frequency testing an HP 80000 Data Generator was used for the input signals,
an HP 86735 Signal Generator for the sinusoidal clocks and an NEL NG4218 Multiplexer with
a clock divide-by-four to phase lock all components. The experimental data of a COSL
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OR gate, clocked at 10 GHz, was directly observed by a Tektronics 11801 Digital Sampling
Oscilloscope, as is shown in Figure 4.9 [53]. The input was a 625 MHz return to zero (RZ)
signal. The 10 GHz results were significant, because it made COSL the fastest voltage-state
family in the world, by a factor of 5, at that time.
Figure 4.9: Experimental data for a COSL OR gate operating at 10 Gb/s. The input (top)
was phase shifted and scaled for direct comparison with the output (bottom). From [53].
More extensive experimental data was later reported for the COSL OR gate and NAND
gate at clock frequencies approaching 10 GHz [54]. The layouts of the gates are shown in
Figure 4.10. The experimental data of the OR gate and the NAND gate is shown in Figure
4.11 for a clock frequency of 1 Gb/s. A delay of approximately 15 ns was observed between
the input and output data pulses. That was in correspondence to the propagation delay of
the cables from the the chip, through the probe, to the sampling oscilloscope. The original
gate layouts, shown in Figure 4.10, had only one impedance matched input. For the test data
shown in Figure 4.11, a second input was applied through the input trim bias connection (see
Figure 4.10). This input was thus not impedance matched, and a large reflected component
was observed, as shown in Figure 4.11.
In Figure 4.12 the responses of the OR gate and NAND gate are shown again, but this
time at clocks speeds of 8 Gb/s and 7 Gb/s, respectively. Some of the outputs in Figure
4.11 and in Figure 4.12 showed some background oscillations, specifically at frequencies
higher than 5 GHz. This could be attributed to the fact that the third clock phase was not
required for the gates. It was found that the addition of the third clock phase eliminated the
background oscillations almost completely.
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11. EXPERIMENTAL METHOD AND TEST RESULTS 
The COSL gates were fabricated using the HYPRES 1 
W c m 2  process. Photographs of the COSL OR and NOR 
gates are shown in Fig. 2. The area of the photographs are 
approximately 400 x 375 pm’. The inputs and outputs of the 
gates have 5 C2 impedances, and the input and output clock 
lines have 6.7 i2 and 13.4 !2 impedances, respectively. We 
resistively matched the inputs and the clock lines for 
broadband testing [3]. The Josephson junctions in the circuit 
are surrounded by moats with approximate area A = 60 x 70 
pm2, and these moats should protect the circuit up to 
magnetic fields of B = @.,,/A 5 5 mG, where Q0 is the flux 
quantum hl2e 141. 
The output of each gate is connected to a single-junction 
output amplifier. The single junction has been optimized to 
switch to the gap and into a 50 Q load when 200 pA is input 
from the gate; the amplifier therefore boosts the gate output 
from 1 mV to 2.5 mV for detection by room temperature 
electronics. In Fig. 2a the output amplifier is connected to a 
50 Q resistor, while in Fig. 2b, to a 50 C2 coplanar 
, 
, 
I transmission line. We obtained good results with both 
FIG. 2. Photographs of COSL gates fabricated using the HYF’RES 
1 kA/cm2 process; (a) OR gate, and (b) NAND gate. 
resistive and passive 50 Q outputs. 
We mount the chip on the end of an American Cryoprobe 
high-speed probe. The chip is surrounded by two mumetal 
shields and is immersed in a liquid helium dewar. The circuit 
inputs are generated using a 1 GHz Hewlett Packard (HP) 
80000 data generator. The sinusoidal clock is produced by a 
HP 85735 synthesizer signal generator, and we use three 
power splitters and phase shifters to obtain the three phase 
clocks. The three phases are each amplified separately using 
HP microwave amplifiers, and HP 11742A high hquency 
bloclung capacitors are used where the clock lines are 
connected to the probe; the blocking capacitors ensure that no 
dc component is input to the circuit through the clocks. A 
separate 5 - 10 mV dc bias is applied to the chip using a 
standard dc power supply to bias the two-junction SQUID 
output for correct operation. The gate output is observed 
using a Tektronix 11801A digital sampling oscilloscope. 
Figure 3 shows the COSL OR gate and the NAND gate 
operating at 1 Gbls. There is approximately 15 ns delay 
between the input and output data pulses. This corresponds to 
the propagation time of the data in the cables from the chip, 
t (4.6 ns/div) 
t (4.3 ns/div) 
FIG. 3. Sampling oscilloscope photograph of COSL OR gate 
and NAND gate (b) operating at 1 Gbls. The reflections are due 
an impedance mismatch on one of the inputs. 
(a)
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separate 5 - 10 mV dc bias is applied to the chip using a 
standard dc power supply to bias the two-junction SQUID 
output for correct operation. The gate output is observed 
using a Tektronix 11801A digital sampling oscilloscope. 
Figure 3 shows the COSL OR gate and the NAND gate 
operating at 1 Gbls. There is approximately 15 ns delay 
between the input and output data pulses. This corresponds to 
the propagation time of the data in the cables from the chip, 
t (4.6 ns/div) 
t (4.3 ns/div) 
FIG. 3. Sampling oscilloscope photograph of COSL OR gate 
and NAND gate (b) operating at 1 Gbls. The reflections are due 
an impedance mismatch on one of the inputs. 
(b)
Figure 4.10: Photographs of COSL gates fabricated using the HYPRES 1 kA/cm2 process.
(a) OR gate, and (b) NAND gate. From [54].
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approximately 400 x 375 pm’. The inputs and outputs of the 
gates have 5 C2 impedances, and the input and output clock 
lines have 6.7 i2 and 13.4 !2 impedances, respectively. We 
resistively matched the inputs and the clock lines for 
broadband testing [3]. The Josephson junctions in the circuit 
are surrounded by moats with approximate area A = 60 x 70 
pm2, and these moats should protect the circuit up to 
magnetic fields of B = @.,,/A 5 5 mG, where Q0 is the flux 
quantum hl2e 141. 
The output of each gate is connected to a single-junction 
output amplifier. The single junction has been optimized to 
switch to the gap and into a 50 Q load when 200 pA is input 
from the gate; the amplifier therefore boosts the gate output 
from 1 mV to 2.5 mV for detection by room temperature 
electronics. In Fig. 2a the output amplifier is connected to a 
50 Q resistor, while in Fig. 2b, to a 50 C2 coplanar 
, 
, 
I transmission line. We obtained good results with both 
FIG. 2. Photographs of COSL gates fabricated using the HYF’RES 
1 kA/cm2 process; (a) OR gate, and (b) NAND gate. 
resistive and passive 50 Q outputs. 
We mount the chip on the end of an American Cryoprobe 
high-speed probe. The chip is surrounded by two mumetal 
shields and is immersed in a liquid helium dewar. The circuit 
inputs are generated using a 1 GHz Hewlett Packard (HP) 
80000 data generator. The sinusoidal clock is produced by a 
HP 85735 synthesizer signal generator, and we use three 
power splitters and phase shifters to obtain the three phase 
clocks. The three phases are each amplified separately using 
HP microwave amplifiers, and HP 11742A high hquency 
bloclung capacitors are used where the clock lines are 
connected to the probe; the blocking capacitors ensure that no 
dc component is input to the circuit through the clocks. A 
separate 5 - 10 mV dc bias is applied to the chip using a 
standard dc power supply to bias the two-junction SQUID 
output for correct operation. The gate output is observed 
using a Tektronix 11801A digital sampling oscilloscope. 
Figure 3 shows the COSL OR gate and the NAND gate 
operating at 1 Gbls. There is approximately 15 ns delay 
between the input and output data pulses. This corresponds to 
the propagation time of the data in the cables from the chip, 
t (4.6 ns/div) 
t (4.3 ns/div) 
FIG. 3. Sampling oscilloscope photograph of COSL OR gate 
and NAND gate (b) operating at 1 Gbls. The reflections are due 
an impedance mismatch on one of the inputs. 
(b)
Figure 4.11: Sampling oscilloscope photograph of (a) the OR gate, and (b) the NAND gate,
at a clock frequency of 1 GHz. The reflections were due to an impedance mismatch on one
of the inputs. From [54].
t (91 2 pddiv) 
t (960 ps/div) 
FIG. 4. (a) Sampling oscilloscope photograph of COSL OR gate 
output clocked at 8 Gbls, and NAND gate output operating at 7 
Gbls. 
through the probe, to the sampling oscilloscope. 
The original gate layouts shown in Fig. 2 had only one 
impedance matched input. For the test data shown in Fig. 3 
we applied a second input through the input trim dc bias 
connection, see Fig. 2. This input is not impedance matched, 
and there is a large reflected component in Fig. 3. This shows 
the difference between resistively impedance matching, and 
not matching at the gate inputs. The outputs in Fig. 3 have 
been averaged greater than twenty times to reduce noise in the 
input of the sampling oscilloscope. However, in the 
following section we show that by using a low noise 
amplifier, no averaging is necessary to directly observe the 
circuit outputs. 
Figure 4 shows the COSL OR and NOR gate output with 
1 Gb/s input and 8 GHz and 7 GHz clocks respectively. At 
high speed (> 5 GHz) phase locking becomes challenging. 
We used the divide-by-four clock output of an NEL NG4218 
multiplexer to phase lock the three phase sinusoidal clock 
with the HP 80000 data generator. Note that the gate outputs 
arereduced at the edges of the inputs signal. This is due to 
jitter in the system at 7 - 10 GHz; the sampling oscilloscope 
is averaging the gate outputs on the rising and falling edges 
of the input data pulses. Similar results to Fig. 4 have been 
obtained for the COSL OR gate clocked at 10 GHz [2], and 
the NOR gate clocked at 9 GHz (not shown). 
Some of the gate outputs in Fig. 3 and 4 have an 
oscillation on the background. The oscillation is significantly 
more pronounced at frequencies greater than 5 GHz, see Fig. 
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4b. For these experiments the single gates require only two of 
the three phase clocks and are therefore unbalanced. We found 
that adding a third clock phase, to balance the clocks, almost 
completely eliminates these background oscillations. 
111. BIT ERROR RATE MEASUREMENTS 
~ 
- averaged by the sampling oscilloscope. 
An important issue in the development of practical 
superconducting digital logic circuits is the measurement of 
bit error rates. Many commercial and military applications 
require limits on the bit error rates of ultra-high speed 
circuits. We have therefore measured the bit error rates of the 
basic COSL gates using HP and Anritsu Wiltron Bit Error 
Rate (BER) test systems. These systems operate by 
generating preprogrammed pseudo-random-bit (PFU3) 
sequences. The PRB sequence is input to the device under test 
and then every output bit is sampled for errors. 
The COSL and other voltage-state logic families operate 
on a three phase clocking scheme with return-to-zero inputs 
and outputs. However, the general trend in ultra-high-speed 
silicon test systems is toward non-return-to-zero (NRZ) data 
format. Both the HP and Anritsu BER test systems use NFU 
format and are therefore incompatible with voltage-state 
superconducting logic applications. 
In order to circumvent the NRZ to RZ problem for 
voltage-state logic, one must modify the traditional BER test 
setup. Specifically, the pulse pattern generator of the test 
system must be programmed in Rz format. This is facilitated 
by operating the data generator at twice the clock speed of the 
superconducting circuits. An RZ data sequence can then be 
programmed into the data generator using NRZ data pulses 
separated by “zeroes”. For example, to test circuits at 5 GHz 
the data generator is clocked at 10 GHz, and by putting spaces 
t 
LD 
> 
v 
h 
.2 
E 
E 
s 
0 
> 
t (460 ps/div) 
t (460 ps/div) 
FIG. 5. Sampling oscilloscope photograph for a COSL OR gate 
clocked at 6 Gb/s. (a) F Z  inputs, and (b) gate output after the 
Anritsu low noise inverting amplifier. The gate output is not 
(a)
t (91 2 pddiv) 
t (960 ps/div) 
FIG. 4. (a) Sampling oscilloscope photograph of COSL OR gate 
output clocked at 8 Gbls, and NAND gate output operating at 7 
Gbls. 
through the probe, to the sampling oscilloscope. 
The original gate layouts shown in Fig. 2 had only one 
impedance matched input. For the test data shown in Fig. 3 
we applied a second input through the input trim dc bias 
connection, see Fig. 2. This input is not impedance matched, 
and there is a large reflected component in Fig. 3. This shows 
the difference between resistively impedance matching, and 
not matching at the gate inputs. The outputs in Fig. 3 have 
been averaged greater than twenty times to reduce noise in the 
input of the sampling oscilloscope. However, in the 
following se tion we how that by using a low oise 
amplifier, no averaging is necessary to directly observe the 
circuit outputs. 
Figure 4 shows the COSL OR and NOR gate output with 
1 Gb/s input and 8 GHz and 7 GHz clocks respectively. At 
high speed (> 5 GHz) phase locking becomes challenging. 
We used the divide-by-four clock output of an NEL NG4218 
multiplexer to phase lock the three phase sinusoidal clock 
with the HP 80000 data generator. Note that the gate outputs 
arereduced at the edges of the inputs signal. This is due to 
jitter in the system at 7 - 10 GHz; the sampling oscilloscope 
is averaging the gate outputs on the rising and falling edges 
of the input data pulses. Similar results to Fig. 4 have been 
obtained for the COSL OR gate clocked at 10 GHz [2], and 
the NOR gate clocked at 9 GHz (not shown). 
Some of the gate outputs in Fig. 3 and 4 have an 
oscillation on the background. The oscillation is significantly 
more pronounced at frequencies greater than 5 GHz, see Fig. 
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4b. For these experiments the single gates require only two of 
the three phase clocks and are therefore unbalanced. We found 
that adding a third clock phase, to balance the clocks, almost 
completely eliminates these background oscillations. 
111. BIT ERROR RATE MEASUREMENTS 
~ 
- averaged by the sampling oscilloscope. 
An important issue in the development of practical 
superconducting digital logic circuits is the measurement of 
bit error rates. Many commercial and military applications 
require limits on the bit error rates of ultra-high speed 
circuits. We have therefore measured the bit error rates of the 
basic COSL gates using HP and Anritsu Wiltron Bit Error 
Rate (BER) test systems. These systems operate by 
generating preprogrammed pseudo-random-bit (PFU3) 
sequences. The PRB sequence is input to the device under test 
and then every output bit is sampled for errors. 
The COSL and other voltage-state logic families operate 
on a three phase clocking scheme with return-to-zero inputs 
and outputs. However, the general trend in ultra-high-speed 
silicon test systems is toward non-return-to-zero (NRZ) data 
format. Both the HP and Anritsu BER test systems use NFU 
format and are therefore incompatible with voltage-state 
superconducting logic applications. 
In order to circumvent the NRZ to RZ problem for 
voltage-state logic, one must modify the traditional BER test 
setup. Specifically, the pulse pattern generator of the test 
system must be programmed in Rz format. This is facilitated 
by operating the data generator at twice the clock speed of the 
superconducting circuits. An RZ data sequence can then be 
programmed into the data generator using NRZ data pulses 
separated by “zeroes”. For example, to test circuits at 5 GHz 
the data generator is clocked at 10 GHz, and by putting spaces 
t 
LD 
> 
v 
h 
.2 
E 
E 
s 
0 
> 
t (460 ps/div) 
t (460 ps/div) 
FIG. 5. Sampling oscilloscope photograph for a COSL OR gate 
clocked at 6 Gb/s. (a) F Z  inputs, and (b) gate output after the 
Anritsu low noise inverting amplifier. The gate output is not 
(b)
Figure 4.12: Sampling oscilloscope photograph of (a) the OR gat , clocked at 8 GHz, and (b)
the NAND gate, at a clock frequency of 7 GHz. From [54].
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 4. LOW-TEMPERATURE SUPERCONDUCTOR DEVICES – COLLABORATION WITH
UC BERKELEY 56
The bit error rate is an important parameter in all digital logic circuits. The very clear
measured eye pattern of the COSL OR gate, with a clock frequency of 6 GHz, is shown in
Figure 4.13.
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between each NRZ data pulse, one obtains an effective 5 Gb/s 
RZ data stream. To facilitate testing, the data generator 
must be phase locked to an external sinusoidal signal 
generator operating at half the clock frequency. 
Furthermore, for optimal bit error rate test results, the 
error detector must be clocked at the same rate as the circuits. 
Therefore, if the pulse pattern generator is operating at 10 
GHz, the error detector is clocked at 5 GHz and is also phase 
locked to the external 5 GHz signal generator. For the bit 
error rate test, the RZ data stream output from the 
superconducting circuit is compared to an equivalent NRZ 
pattern programmed in the error detector. 
The outputs from the superconducting circuits have a 
rather small amplitude, of order 2.5 mV. The HP and Anritsu 
BER test systems require a minimum signal amplitude of 50 
mV. We amplify the COSL gate outputs using an Anritsu 
A3HB3102 30 kHz to 10 GHz low noise amplifier. This 
amplifier has a 4 dB noise figure and 28 dl3 of gain. We can 
therefore amplify the gate outputs to approximately 50 mV 
with a single Anritsu amplifier. For optimal BER 
measurements, two amplifiers in series are necessary at 
greater than 4 Gbls; the second amplifier need not be ultra- 
low noise or high gain. 
Inputs and outputs to a COSL OR gate clocked at 6 GHz 
with 6 Gbls RZ data input are shown in Fig. 5. The output is 
inverted by the Anritsu amplifier and is not averaged on the 
sampling oscilloscope. The input is a 6 Gb/s RZ sequence 
which is generated by programming an equivalent NRZ data 
sequence and clocking the data generator at 12 Gb/s. The 
inputs and outputs appear significantly smoothed in the 
figure. This is because of the low amplitude of the signals, 
and the loss in the probe cables which attenuates high 
requency components. Figure 6 is an eye pattern for a 
COSL OR gate operating at 6 Gb/s. Note that the persistence 
time is 10 s for the photograph, and that the eye is clearly 
defined. We have measured bit error rates of the COSL gates 
t (40 pddiv) 
FIG. 6. The return-to-zero eye pattern for the COSL OR gate 
operating 6 Gb/s. The input, generated by the HP 12 GHz NRZ 
signal generator, is shown on the top, and the gate output after 
the Anritsu low noise inverting amplifier is on the bottom. 
using the HP and Anritsu BER te ms. At 2 Gb/s 
using a single low noise 
two low noise Anritsu amplifiers i 
error rate results were obtained with the HP and Anritsu test 
systems. 
Note that these bit error rate measurements are for a 
superconducting circuit with a 2.5 mV output interfaced to a 
conventional BER test system with a minimum 50 mV input 
threshold. The HP and Anritsu test systems both 
capability to measure the total “0” and “1” bit err 
GHz all of the errors 
detected as “1” data. W 
actual superconducting circuits are very low (possibly < 10.” 
at 5 GHz), and that the majority of detected errors are from 
noise at the interface of the superconducting circuit and the 
BER test system. This suggests that improving the 
noise ratio of the signal output from 
circuit should significantly improve th 
rates at ultra-high speeds. 
IV. CONCLUSION 
We have described COSL gate layouts and test results in 
the frequency range 1 - 10 GHz. Using an Anritsu low noise 
amplifier, we demonstrated that the 2.5 mV COSL output can 
be detected without averaging. Clearly defined eye pattems 
were also obtained. We successfully interfaced the COSL 
gates to HP and Anritsu BER test systems. Bit error rates of 
10.’’ were measured at 2 GHz, and 10.’ at 5 GHz. 
Improvements in the test setup, and increasing the output 
signal amplitude, are expected to significantly improve th 
measured bit error rates at high speed. To our knowled 
these are the first bit error rate measurements where th 
superconducting circuit is successfully interfaced to a roo 
temperature BER test system so that every output data bit 
sampled for errors. 
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1 
Figure 4.13: The return-to-zero eye pattern for the COSL OR gate operating at 6 GHz. The 12
GHz input is shown on the top, and the gate output, after the low noise inverting amplifier,
is shown on the bottom. From [54].
The bit error rate of the OR gate was measured as 10−12 at 2 GHz, and 10−9 at 5 GHz.
To our knowledge these bit error measurements were the first to directly interface a super-
conducting circuit to a room temperature bit error rate measuring system, in order to ensure
that every bit at the output was sampled for errors.
To investigate whether the COSL gate family could be operated at clock frequencies
beyond 10 GHz, the layouts of the gates were adapted for the new 2.5 kA/cm2 HYPRES
process. The new layout of the COSL OR gate is shown in Figure 4.14.
Figure 3
Clock 1                                            Clock 2  VDC
        
           VDC
 Output
   amplifier
  Output
     Input 1
     Input 2
Moats
      Vtrim  1-junction             2-junction
        SQUID                SQUID  
Figure 4.14: Photograph of COSL OR gate adapted for the new HYPRES 2.5 kA/cm2 fabri-
cation process. From [55].
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The gates were optimized by the Monte Carlo method for 20 – 30 GHz operation. In the
layout the moats surrounding the active components can clearly be seen. The moats shield
the circuit from stray magnetic flux.
The circuits were tested at UC Berkeley and in early September 1997 I received the fol-
lowing E-mail from Mark Jeffery:
10 September 1997 "18 GHz!!!!!! I got the basic gate to go at 18 GHz..."
The 18 GHz operation of the COSL gate family was first reported at The American Physical
Society March Meeting in Los Angeles in 1998 [55]. In Figure 4.15 the measured output data
of an OR and AND gate is shown at a clock frequency of 15 GHz, for overlapping input test
data at 4 GHz. The measured performance of a COSL OR gate at a clock frequency of 18
GHz, with a 12 GHz input signal, is shown in Figure 4.16. The measured data in the two
figures confirmed the correct operation of the gates at 15 GHz and 18 GHz clock frequencies,
respectively.
Figure 1
(c)
(a)
(b)
20
 m
V
/d
iv
2 
m
V
/d
iv
2 
m
V
/d
iv
                                       
                                                             280 ps/div
Figure 4.15: Measured performance of a COSL OR/AND gate at a clock frequency of 15
GHz. (a) Overlapping test data at 4 GHz input frequency. (b) OR gate output data. (c) AND
gate output data. From [55].
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Figure 2
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12 GHz NRZ input
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Figure 4.16: Measured performance of a COSL OR gate at a clock frequency of 18 GHz. The
input data is a 12 GHz signal. From [55].
The results were obviously very gratifying, because it served as confirmation that COSL
was the fastest superconducting voltage-state logic devices ever reported by quite a large
margin.
4.1.7 High-frequency operation of encoding circuits for flash analog-to-digital
converters
The original COSL gates were optimized by doing Monte Carlo yield approximations, as
was described in Section 4.1.4. The global and local circuit parameter variations were esti-
mations and not based on real data. In order to gauge the accuracy of the assumptions, the
real parameter variations of the HYPRES 1 kA/cm2 fabrication process, the process that was
used to fabricate the original COSL family of gates, was investigated [56].
4.1.7.1 Measured process variations of HYPRES 1 kA/cm2 process
The HYPRES global variation data for critical current density and resistance is shown in
Figure 4.17(a) and 4.17(b), respectively. The data was obtained from measured values that
were reported by HYPRES for chips bought by the University of Rochester. The average
values of critical current density for 106 wafers are given in the bar graphs, as well as the
average values of resistance for 95 wafers. The target critical current density was 1 kA/cm2
and the target resistance was 1 Ω/. The dashed lines in Figure 4.17(a) give the range of
values of critical current density that was within specifications, according to the HYPRES
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design rules. All the resistance values shown in Figure 4.17(b) were within HYPRES spec-
ifications. From the data the standard deviation for critical current density was σ=12.5%,
with an average of 1.038 kA/cm2. The standard deviation for resistance was σ=7.8%, with
an average of 0.953 Ω/.
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(a)
(b)
Fig. 2. Measured process variations in: (a) global critical current density and (b) global sheet resistance.
foundry specification. According to HYPRES, the additional
chips or data on the corresponding specification sheets should
not be construed to be indicative of the process variations for
qualified in-spec chips [15].
Fig. 2(a) and (b) shows bar graphs of the tabulated HYPRES
global variation data in resistance and critical current density.
These data are compiled from the measured values reported by
HYPRES for chips purchased by the University of Rochester;
average measurements of resistance for 95 wafers and average
critical current density measurements for 106 wafers are given
in the bar graphs. These data include both in-spec and out-
of-spec chips shipped by HYPRES. The target resistance is
1 and critical current density is 1000 A/cm The dashed
lines in Fig. 2(a) signify the range of in-spec chips defined
(a)
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Fig. 2. Measured process variations in: (a) global critical current density and (b) global sheet resistance.
foundry specification. According to HYPRES, the additional
chips or data on the corresponding specification sheets should
not be construed to be indicative of the process variations for
qualified in-spec chips [15].
Fig. 2(a) and (b) shows bar graphs of the tabulated HYPRES
global variation data in resistance and critical current density.
These data are compiled from the measured values reported by
HYPRES for chips purchased by the University of Rochester;
average measurements of resistance for 95 wafers and average
critical current density measurements for 106 wafers are given
in the bar graphs. These data include both in-spec and out-
of-spec chips shipped by HYPRES. The target resistance is
1 and critical current density is 1000 A/cm The dashed
lines in Fig. 2(a) signify the range of in-spec chips defined
(b)
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(c)
(d)
Fig. 2. (Continued.) Measured process variations in (c) local variations in resistance and (d) local variations in critical current density. The dashed lines in
(a) signify the range of qualified chips within the design rule, and all nonzero data points in (b) are within specification. The local variation data (c) and
(d) includes only in-specification chips. (Global data values (a) an (b) courtesy of M. Feldman and D. K. Brock.)
by the HYPRES design rule. All of the resistance data
in Fig. 2(b) are within the HYPRES resistance specification.
From these data the standard deviation of resistance is
with average 0.953 For critical current density
and the average is 1038 A/cm
In an attempt to quantify local variations, we have de-
signed chips with identical resistors and Josephson junctions
distributed approximately uniformly across the chip. Five
resistance and five Josephson junction chips were fabricated
by HYPRES, and all five chips received by the University
of California, Berkeley, were within the HYPRES and
specification. Each resistance chip contained 13 nominal
5- resistors, and the Josephson junction chips contained
15 nominal 200- A junctions. Each Josephson junction was
surrounded by a 45 81 m moat to reduce flux trapping
[4], and four-point measurements were made on all resistors
(c)
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(d)
Fig. 2. (Continued.) Measured process variations in (c) local variations in resistance and (d) local variations in critical current density. The dashed lines in
(a) signify the range of qualified chips within the design rule, and all nonzero data points in (b) are within specification. The local variation data (c) and
(d) includes only in-specification chips. (Global data values (a) and (b) courtesy of M. Feldman and D. K. Brock.)
by the HYPRES design rule. All of the resistance data
in Fig. 2(b) are within the HYPRES resistance specification.
From these data the standard deviation of resistance is
with average 0.953 For critical current density
and the average is 1038 A/cm
In an attempt to quantify local variations, we have de-
signed chips with identical resistors and Josephson junctions
distributed approximately uniformly across the chip. Five
resistance and five Josephson junction chips were fabricated
by HYPRES, and all five chips received by the University
of California, Berkeley, were within the HYPRES and
specification. Each resistance chip contained 13 nominal
5- resistors, and the Josephson junction chips contained
15 nominal 200- A junctions. Each Josephson junction was
surrounded by a 45 81 m moat to reduce flux trapping
[4], and four-point measurements were made on all resistors
(d)
Figure 4.17: Me sured proc ss variations in (a) global critical current density, (b) global
re ist nce, (c) local variations in critical current de sit , and (d) local variations in resistance.
Global data val es (a) and (b) courte y of M. F ldman and D. K. Brock. From [56].
In order to quantify local variations, test chips were designed at UC Berkeley with iden-
tical resistors and Josephson junctions, all evenly distributed over the chip surface. Five
resistance chips, with thirteen 5 Ω resistors, and five chips with fifteen 200 µA Josephson
junctions were fabricated by HYPRES. The measured standard deviation for critical current
was σ=3.7%, with an average of 186 µA, while the standard deviation for resistance was
σ=0.82%, with an average of 4.6 Ω.
Inductance variations were not explicitly measured. Global variations were based on
the work of Gaj and coworkers from the University of Rochester, who estimated that the
HYPRES process had a 3σ variation of 8.5% [57]. The loc l variat ons were based o mea-
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surements by Polonsky from the State University of New York, who found that the values
were well within 5% [58].
A graphical representation of how global and local parameter variations were used in
the Monte Carlo optimization of circuit yield is shown in Figure 4.18.JEFFERY et al.: MONTE CARLO OPTIMIZATION 109
and Josephson junctions. Each of the five chips were from
different wafers, and the individual component measurements
were combined to obtain good statistics. The relative local
deviations in resistance and critical current for each
component were calculated from
and (1)
where is the critical current of the individual junction
and is the average critical current of the components
on a single chip. Similarly, is the individual component
resistance and is the average resistance of all resistors on
a chip. We therefore calculated the local variation for each
component on a chip relative to the measured average value.
Fig. 2(c) and (d) shows the distribution of local resistance
and critical current variations. The standard deviation of the
resistance measurements is and the local critical
current variations are more broadly distributed with
The average measured Josephson junction critical current was
186 A, and the average resistance was 4.6 Note that these
data sets are small, and therefore our Gaussian statistics must
be considered an approximation. Furthermore, since the local
variation data are taken from only one HYPRES run, these
data are not necessarily indicative of the general HYPRES
process. However, for the simulations described in this paper,
we will use these experimental data as an approximation to
the local process variations.
In the present work we do not explicitly analyze measured
inductance variations. Gaj and coworkers at the University
of Rochester have estimated that global inductance deviations
in the HYPRES process have an 8.5% [16]. This result
is an approximation obtained from numerical simulations
using estimates of the process deviations in layer thickness
and spacing. Polonsky at the State University of New York
has measured global inductance variations in the HYPRES
process, and he found that the deviations are within the
HYPRES specifications on metal and insulator thickness vari-
ations. He reports on-chip, or local, variations well within
5% [17]. In the present work we approximate the worst case
global and local inductance deviations by 15% and 5%
respectively.
The local variation data in Fig. 2 has a and
for critical current and resistance, respectively.
Similarly, the standard deviations calculated from the global
variation data in Fig. 2 give for critical current
and for resistance. However, these global varia-
tion statistics do not accurately model the HYPRES process
because HYPRES selects qualified, or in-specification, chips
and therefore cuts off all variations greater than 15% and
20% In the present work, when we calculate theoretical
yields with the “measured” statistics, we use the values
calculated from the total global data in Fig. 2. Our simulation
results with the measured statistics are therefore conservative
and do not accurately describe qualified chips selected by
HYPRES. Specifically for qualified chips with global varia-
tions within the HYPRES specification, the total parameter
deviations including local variations can be as much as 26%
for and 22% for For these approximate data, we see
Fig. 3. Schematic of global and local process variations used in Monte
Carlo optimization. Each chip has a global deviation; we approximate the
chip-to-chip global variations using the wafer-to-wafer Gaussian distributions
[Fig. 2(a) and (b)]. In addition to global variations, components fabricated
on the same chip have different local variations which are also Gaussian
distributed. These local variations are in addition to the global variations,
shown schematically for the wafer C. The process deviations on a single chip
are therefore described statistically by the multiplication of the global and
local Gaussian distribution functions.
that the actual parameter values of many individual junctions
and resistors can vary significantly from their nominal values.
We have therefore designed the COSL circuits specifically
including process variations. The simulations include
both local and global variations, shown schematically in
Fig. 3. In the simulations each nominal value of resistance,
critical current density, and inductance and is
multiplied by Gaussian-distributed random numbers. For
global variations all resistors, junction critical currents,
and inductances are multiplied by different random factors.
The and for an entire circuit are therefore shifted
by different Gaussian distributed global variations. Each
component on a chip also has local variations, and these
variations are in addition to the global variations. We model
the local variations by a second Gaussian superimposed on
the global variation distribution, Fig. 3.
A Monte Carlo simulation run including both global and
local variations is implemented in HSPICE [18] as follows. At
the beginning of each iteration all and values are mul-
tiplied by their respective uniform deviations from the nominal
values. As a second step, local variations are included by
multiplying each individual component by different Gaussian
distributed random numbers. The individual component values
are therefore varied at random around the global parameter
values. Specifically for the Josephson junctions, the local
variation in critical current is included by multiplying the area
of the junction by a Gaussian-distributed random number
where is the local variation in critical current. We are thus
making the assumption that the local variations in junction
critical current are entirely the result of area variations. The
Josephson model used in the HSPICE simulations is listed in
the Appendix.
Figure 4.18: Schematic of global and local process variations used in a Monte Carlo opti-
mization process. From [56].
Each chip has a global devi tion pproximated by wafer-to-wafe Gaussian distribu-
tions. In addition to global variations, components fabricated on the same chip have dif-
ferent local variations, which are also Gaussian distributed. These local variations are in
addition to the global variations, shown schematically for the wafer C. The process devia-
tions on a single chip are therefore described statistically by the multiplication of the global
and local Gaussian distribution functions.
4.1.7.2 Monte Carlo yield calculations of 2-bit and 3-bit encoder circuits
In order to test the performance of the COSL gates in more complicate circuits, a 2-bit and
3-bit encoder were designed. These encoders are used in flash analog-to-digital (A-to-D)
converters. An n-bit flash A-to-D converter consists of 2n− 1 comparators, each comparator
s itching at a higher input value, rendering so-called thermometer code. The n-bit encoder
converts the thermometer code to a binary output. As an example, the simulation results of
2-bit flas A-to-D converter is shown in Figure 4.19, at a clock frequency of 10 GHz.
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Fig. 5. 2-bit encoder simulated at 10 Gb/s. The input, shown on top, has been included to demonstrate the full flash ADC.
If and are the three low-to-high nonzero comparator
inputs, then the two binary outputs and are given by the
following Boolean expressions:
(2)
(3)
where denotes the XOR function. The latter expression
in (3) is true due to redundancies in the Karnaugh map
[24] with thermometer code inputs. Fig. 4(a) and (b) shows
two functionally equivalent schematic diagrams of the logic
functions (2) and (3). MVTL is easiest to implement using the
logic in Fig. 4(a) whereas COSL gives optimal yields using
the logic in Fig. 4(b). The full gate layout of the COSL 2-
bit encoder including the clock phases is shown in Fig. 4(c).
The gates operate using three phase sinusoidal clocks, and the
two-clock phases for each gate are labeled in the figure. These
clocks (denoted by 1–3) are all 10 mV in amplitude and differ
in phase by 120 Note that even though there are only two
gates in the actual logic function, nine gates are necessary for
correct phasing of the data and clocks. The additional gates
are OR and XOR buffers.
Simulation results for the 2-bit encoder in Fig. 4(c) are
shown in Fig. 5 with 10-GHz sinusoidal three-phase clocks.
The simulation assumes a ramped low-frequency input and
the encoder counts the number of high comparator levels. For
example, when only one comparator is switched the output is
binary 01, two comparator inputs give 10 output, and three
high inputs correspond to binary 11 output.
For flash ADC applications, the next level of complexity is
a 3-bit encoder circuit. In this case there are seven comparator
inputs, low-to-high values denoted by and
zero which are encoded onto three binary bits The
corresponding logic functions are
(4)
(5)
(6)
(7)
(8)
The expressions (6) and (8) in and result from De-
Morgan’s theorem [24]. The logic functions (5) and (7) are
easiest to implement using COSL OR/AND/XOR logic gates,
whereas (6) and (8) are applicable to OR/NOR/XOR gate
implementations.
Fig. 6(a) is the block diagram of the 3-bit encoder logic
implemented using OR, AND, and XOR gates. Note that
in this case we implement the inversion function using an
XOR gate with one of the inputs pulsed constantly high. The
pulser is just an OR gate with no inputs and
Figure 4.19: Simulation results of a 2-bit A-to-D converter at 10 GHz, showing the input, the
outputs of the comparators (A, B, C) and the digital outputs (Xo, X1). From [56].
The Boolean expressions for the two outputs f the 2-bit enc der are given by
X1 = B (4.1.5)
X0 = AB+ C = A⊕ B+ C (4.1.6)
where ⊕ denotes the X R function.
The two logic implementations a d the COSL implementation of the 2-bit encoder are
shown in Figure 4.20.
For a 3-bit encoder, there are seven comparator outputs (A, B,C, D, E, F,G), which are
encoded into three digital output bits (X0,X1,X2). The logic expressions for the output bits
can be written as
X2 =D (4.1.7)
X1 =DB+ DF (4.1.8)
=D+ B+ D+ F (4.1.9)
X0 =D(A⊕ B+ C) + DD⊕ E+ F+ G (4.1.10)
=D+ A⊕ B+ C+ D+ D⊕ E+ F+ G. (4.1.11)
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The simulation is run for several clock cycles, and the output
is measured to check that all possible combinations of high
and low values are correct. We input artificial data chosen
specifically to test all possible digital outputs of the logic
block. Therefore, all possible combinations of output bits are
measured and a misfire on any single bit is counted as a failure
for the entire circuit. The process is then iterated, of order
50 times, with different global and local random numbers to
generate good statistics on the theoretical yield of the circuits.
A minimum of 30 simulation runs is considered necessary to
obtain good statistics [19], however 50–100 simulation runs
are preferred. The theoretical yield of a circuit is just the
number of times all output bits are correct divided by the total
number of trials. This is the probability that, for a chip selected
at random, the circuit on the chip will operate correctly.
We use Monte Carlo calculations to optimize the cir-
cuits. The optimization takes place at the gate level. First
we use JSPICE3 [20] for a standard two-parameter failure
analysis; by varying two parameters, the simulator plots the
working parameter region. If the device consisted of only
two parameters, then the center of the phase space would
be the optimal operating point. However, real circuits de-
pend upon more than two parameters so the phase space
can change significantly if other parameters are also varied.
For multiparameter circuits the optimal operating point is
at the center of several intersecting hyperspheres. This is a
multidimensional problem and it is challenging to calculate
for general circuits [21]. Two-parameter analysis, while not
applicable for general optimization, gives some evaluation of
the sensitivity of each parameter.
We optimize the circuit by varying nominal values and doing
Monte Carlo simulations. By repeatedly varying the nominal
values of the individual components and running Monte Carlo
simulations one can significantly increase the circuit yields.
Once the basic gate is optimized, it is implemented in a
larger circuit. We find that basic gates often have a high
theoretical yield after optimization, but when the gates are
implemented in larger circuits the yield of the entire circuit
is significantly lower. We therefore also vary the resistor
networks connecting the gates and implement different logic
configurations (for the same logic function) in the large
circuits. By experimenting with different logic configurations
and gate designs, and running many Monte Carlo simulations,
we are able to converge on an overall circuit design with a
satisfactory theoretical yield.
In order to see the effect of improving the process, we have
made use of some artificially constructed spread data. Using
this artificial data one can clearly see the effects of different
types and amounts of parameter variations. The artificial data
has spreads of 10% for global and and 15% for
We did two sets of simulations with these artificial variations;
one set of simulations assumed 5% local variations, and the
second set assumed 10% local variations. For some of the
circuits we also calculated theoretical yields with zero global
variations. Finally, we simulated circuits with the measured
variations of Fig. 2 in an attempt to apply the theory to
real applications.
(a) (b)
(c)
Fig. 4. 2-bit ADC encoder logic. (a) OR/AND implementation and (b)
XOR/OR implementation. (c) The COSL gate layout including buffers corre-
sponding to the logic in (b).
The result of the optimization process is that, even with large
parameter spreads, the gates have extremely high theoretical
yields. For example, we calculated gate yields with 10-GHz
clocks and the artificial spreads. With local variations
of 10% for all components, in 50 Monte Carlo cycles, the
OR gate has a yield of 94% and the AND/XOR, 100%. The
NOR/NAND gates have slightly lower yield at the gate level,
with 86% in 50 Monte Carlo cycles. A detailed comparison
of the basic COSL gate theoretical yield compared with the
yield of MVTL gates is described in [3].
In the simulations we also include trimming to cancel
the global variations. To a certain extent it is possible to
compensate for the global and variations by applying
common dc bias currents to the input and output stages of all
gates. This trimming process is described in detail elsewhere
[3]. Trimming has been specifically included in the Monte
Carlo simulations with the result that circuit yields can be
further increased. At the basic gate level, with trimming, the
yield of all the single gates is approximately 100% in 50 Monte
Carlo cycles with the last mentioned parameter spreads.
In the following section we describe simulation results and
circuit design considerations for optimal COSL 2- and 3-bit
encoder circuits for a flash ADC. The logic is compared in
various configurations and with different process spreads. We
also show the optimal clocking scheme and gate configurations
for circuit layouts with high theoretical yields.
IV. MONTE CARLO OPTIMIZATION OF COSL CIRCUITS,
2- AND 3-BIT ENCODER CIRCUITS FOR FLASH ADC
As two examples we will describe 2- and 3-bit encoder cir-
cuits for a flash ADC implemented using COSL and optimized
using the Monte Carlo method. The flash ADC consists of a
parallel bank of comparators with a logic block to encode the
comparator thermal code into binary output bits [22], [23].
For a 2-bit encoder, there are three inputs and zero which are
encoded onto two binary bits.
(a)
110 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 8, NO. 3, SEPTEMBER 1998
The simulation is run for several clock cycles, and the output
is measured to check that all possible combinations of high
and low values are correct. i t artificial d ta chosen
specifically to test al possi ital outputs of the logic
block. Ther fore, all pos ibl i ations of output bits are
measured and a misfire on any single bit is counted as a failure
for the entire circuit. The process is then iterated, of order
50 times, with different global and local random numbers to
generate good statistics on the theoretical yield of the circuits.
A minimum of 30 simulation runs is considered necessary to
obtain good statistics [19], however 50–100 simulation runs
are preferred. The theoretical yield of a circuit is just the
number of times all output bits are correct divided by the total
number of trials. This is the probability that, for a chip selected
at random, the circuit on the chip will operate correctly.
We use Monte Carlo calculations o optimize the cir-
cuits. The optimization takes place at the g te level. First
we use JSPICE3 [20] for a standard two-parameter failure
analysis; by varying two parameters, the simulator plots the
working parameter region. If the device consisted of only
two parameters, then the center of the phase space would
be the optimal operating point. However, real circuits de-
pend upon more than two parameters so the phase space
can change significantly if other parameters are also varied.
For multiparameter circuits the optimal operating point is
at the center of several intersecting hyperspheres. This is a
multid mensional problem and t is challenging to calculate
for general circuits [21]. Two-parameter analysis, while not
applicable for gen ral optimiz tio , gives some evaluatio of
the sensitivity of each parameter.
We optimize the circuit by varying nominal values and doing
Monte Carlo simulations. By repeatedly varying the nominal
values of the individual components and running Monte Carlo
simulations one can significantly increase the circuit yields.
Once the basic gate is optimized, it is implemented in a
larger circuit. We find that basic gates often have a high
theoretical yield after optimization, but when the gates are
implemented in larger circuits the yield of the entire circuit
is sign ficantly lower. We therefore als vary the resistor
networks connecting the gates and implement different logic
configurations (for the same l gic function) in the large
circuits. By experimenting with different logic configurations
and gate designs, and running many Monte Carlo simulations,
we are able to converge on an overall circuit design with a
satisfactory theoretical yield.
In order to see the effect of improving the process, we have
made use of some artificially constructed spread data. Using
this artificial data one can clearly see the effects of different
types and amounts of parameter variations. The artificial data
has spreads of 10% for global and and 15% for
We did two sets of simulations with these ar ificial variations;
one set of simulat ons assumed 5% local variations, and the
second set assumed 10% local variations. For some of the
circuits we also calculated theoretical yields with zero global
variations. Finally, we simulated circuits with the measured
variations of Fig. 2 in an attempt to apply the theory to
real applications.
(a) (b)
(c)
Fig. 4. 2-bit ADC encoder logic. (a) OR/AND implementation and (b)
XOR/OR implementation. (c) The COSL gate layout including buffers corre-
sponding to the logic in (b).
The result of the optimization process is that, even with large
parameter spreads, the gates have extremely high theoretical
yields. For example, we calculated gate yields with 10-GHz
clocks and the artificial spreads. With local variations
of 10% for all components, in 50 Monte C rlo cycles, the
OR gate has a yield of 94% and the AND/XOR, 100%. The
NOR/NAND gates hav slightl lower yield at the gate level,
with 86% in 50 Monte Carlo cycles. A detailed comparison
of the basic COSL gate theoretical yield compared with the
yield of MVTL gates is described in [3].
In the simulations we also include trimming to cancel
the global variations. To a certain extent it is possible to
compensate for the global and variations by applying
common dc bias currents to the input and output stages of all
gates. This trimming process is described in detail elsewhere
[3]. Trimming has been specifically included in the Monte
Carlo simulations with the r sult that circuit yields can be
further increased. At the ba ic gate level, with trimming, the
yield of all the single gates is a proximately 100% in 50 Monte
Carlo cycles with the last mentioned parameter spreads.
In the following section we describe simulation results and
circuit design considerations for optimal COSL 2- and 3-bit
encoder circuits for a flash ADC. The logic is compared in
various configurations and with different process spreads. We
also show the optimal clocking scheme and gate configurations
for circuit layouts with high theoretical yields.
IV. MONTE CARLO OPTIMIZATION OF COSL CIRCUITS,
2- AND 3-BIT ENCODER CIRCUITS FOR FLASH ADC
As two xamples we will describe 2- and 3-bit encoder cir-
cuits for a flash ADC implem nted usi g COSL and optimized
using the Monte Carlo method. The flash ADC consists of a
parallel bank of comparators with a logic block to encode the
comparator thermal code into binary output bits [22], [23].
For a 2-bit encoder, there are three inputs and zero which are
encoded onto two binary bits.
( )
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The simulation is run for several clock cycles, and the output
is measured to check that all possible combinations of high
and low values are correct. We input artificial data chosen
specifically to test all possible digital outputs of the logic
block. Therefore, all possible combinations of output bits are
mea ured a d a misfire on any single bit is counted as a failure
for the entire circuit. The process is then iterated, of order
50 times, with different global and local random numbers to
generate good statistics on the theoretical yield of the circuits.
A minimum of 30 simulation runs is considered nece sary to
obtain good statistics [19], however 50–100 simulation runs
are preferred. The theoretical yield of a circuit is just the
number of times all output bits are orrect divided by the total
number of trials. This is the probability that, for a chip selected
at random, the circuit on th chip will operate correctly.
We use Monte Carlo calculations to optimize the cir-
cuits. The optimization takes place at the gate level. First
we use JSPICE3 [20] for a standard two-parameter failure
analysis; by varying two parameters, the simulator plots the
working parameter region. If the device consisted of only
two parameters, the the center of the phase space would
be the optimal operating point. However, real circuits de-
pend upon more than two parameters so the phase space
can change significantly if other parameters are also varied.
For multiparameter circuits the optimal operating point is
at the center of several int rs cting hyperspheres. This is a
multidimensional problem and it is challenging to calculate
for general circuits [21]. Two-parameter analysis, while not
applicable for general optimization, gives some evaluati n of
the sensitivity of each parameter.
We optimiz th ircuit by varying nominal values and doing
Monte Carlo simulations. By repeatedly varying the nominal
values of the individual components and running Monte Carlo
simulations one can significantly increase the circuit yields.
Once the basic gate is optimized, it is implemented in a
larger circuit. We find that basic gates often have a high
theoretical yield after optimization, but when the gates are
implemented in larger circuits the yield of the entire circuit
is significantly lower. We therefore also vary the resistor
networks connecting the gates and implement different logic
configurations (for the same logic function) in the large
circuits. By experim nting w th different logic configurations
and gate designs, and running many Monte Carlo simulations,
we are able to converge on an overall circuit design with a
satisfactory theoretical yield.
In ord r to see the effect of improving the process, we have
made use of som artificially constructed spread da a. Using
this artificial data one can clearly see the effects of different
types and amounts of parameter variations. The artificial data
has spreads of 10% for global and and 15% for
We did two sets of simulations with these artificial variations;
one set of simulations assumed 5% l cal vari tions, and the
second set assumed 10% local variations. For some of the
circuits we also calculated t eoretical yields with zero global
variations. Finally, we simulated circuits w th the measured
variations of Fig. 2 in an attempt to apply the theory to
real applications.
(a) (b)
(c)
Fig. 4. 2-bit ADC encoder logic. (a) OR/AND implementation and (b)
XOR/OR implementation. (c) The COSL gate layout including buffers corre-
sponding to the logic in (b).
The result of the optimization process is that, even with large
parameter spreads, the gates have extremely high theoretical
yields. For example, we calculated gate yields with 10-GHz
clocks and the artificial spreads. With local variations
of 10% for all components, in 50 Monte Carlo cycles, the
OR gate has a yield of 94% and the AND/XOR, 100%. The
NOR/NAND gates have slightly lower yield at the gate level,
with 86% in 50 Mo e Carlo cycles. A detailed comparison
of the basic COSL gate theoretical yield compared with t
yield of MVTL gates is described in [3].
In the simulations we also include trimming to cancel
the global variations. To a certain extent it is possible to
compensate for the global and variations by applying
common dc bias currents to the input and output stages of all
gates. This trimmin process is described in detail elsewhere
[3]. Trimming has been specifically i cluded in the Monte
C rlo simulations with the result th t circuit yields can be
further increased. At the basic gate level, with trimming, the
yield of all the single gates is approximately 100% in 50 Monte
Carlo cycles wit the last mentioned parameter spreads.
In the following section we describe simulation results and
circuit design considerations for optimal COSL 2- and 3-bit
encoder circuits for a flash ADC. The logic is compared in
various configurations and with different process spreads. We
also how the optimal clocking scheme and gate onfigurations
for cir uit layouts wit high theoretical yields.
IV. MONTE CARLO OPTIMIZATION OF COSL CIRCUITS,
2- AND 3-BIT ENCODER CIRCUITS FOR FLASH ADC
As two examples we will describe 2- and 3-bit encoder cir-
cuits for a flash ADC implemented using COSL and optimized
using the Monte Carlo met od. The flas ADC consists of a
parallel bank of c mparators wit a logic block t encode the
comparator thermal code into binary output bits [22], [23].
For a 2-bit encoder, there are three inputs and zero which are
encoded onto two binary bits.
(c)
Figure 4.20: The 2-bit encoder logic a) OR/AND impleme tation, (b) XOR/OR implemen-
tation and, (c) the XOR/OR COSL gate implementation, including the buffers, and showing
the clock phasing. From [56].
The logic implementation of the 3-bit encoder, using OR, AND and XOR gates, is shown
in Figure 4.21(a) and the COSL implementation is shown in Figure 4.21(b). The inverter
function was implemented by an XOR ga e with one input continuously clocked high.
Monte Carlo yield analyses were performed on the COSL implementations for the 2-
bit and 3-bit encoders, as well as for the 2-bit MVTL implementation of the encoder. The
global variations were chosen as 3σ=15% for R and L, and 3σ=10% for Jc, while the 3σ local
parameter variations were chosen as 5% for the first data set, and 10% for the second data
set. The third data set was calculated with the measured 3σ parameter variations, i.e. global
variations of 37% for Jc, 23% for resistance and 15% for inductance, and local variations of
11% for Jc, 2.5% for resistance and 5% for inductance.
The calculated yields for the 2-bit encoder impleme tations, for 100 Monte Carlo cycles,
are shown in Figure 4.22 at 5 GHz and 10 GHz clock frequencies. The yields of the COSL
implementation, with trimming, were also calculated.
From Figure 4.22 it was clear that th MVTL implementation showed the lowest yield
at 5 GHz and at 10 GHz clock frequencies. As expected, a increase in local parameter
variations had a marked influence on yield, as was the case for the high global and local
variations that were measured. Also noticeable was that trimming of the circuits had a
marked positive influence on the yield.
In Figure 4.23 the calculated circuit yield for the COSL 3-bit encoder, for 50 Monte Carlo
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(a)
(b)
Fig. 6. 3-bit encoder ADC logic. (a) XOR/OR/AND logic implementation and (b) COSL gate layout with three-phase clock including buffers.
The complete gate layout for the 3-bit encoder logic is shown
schematically in Fig. 6(b), including the clock phasing labeled
(1–3) on top of each gate. Simulation results for the 3-bit
encoder in Fig. 6(b) are given in Fig. 7. The thermometer code
in Fig. 7(a) corresponds to a ramped input, and the output is
the input encoded on the three binary bits.
We simulated many possible configurations of 2- and 3-
bit encoders (not shown). The gate configurations in Fig. 4(c)
and Fig. 6(b) are the final result of the optimization process.
For optimal yield we found that the gates require a special
clocking scheme. Specifically, the inputs of all OR/AND gates
have the same clock as the preceding gate output. This is
shown schematically in Fig. 4(c) and Fig. 6(b). However, due
to the novel operation of the XOR gate, described previously
in Section II, the XOR input must have a clock phase different
from the previous gates’ outputs. As an example, see Fig. 4(c).
(a)
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(a)
(b)
Fig. 6. 3-bit encoder ADC logic. (a) XOR/OR/AND logic implementation and (b) COSL gate layout with three-phase clock including buffers.
The complete gate layout for the 3-bit encoder logic is shown
schematically in Fig. 6(b), including the clock phasing labeled
(1–3) on top of each ga e. Simulation results for the 3-bit
encoder in F g. 6(b) are given in Fig. 7. The therm meter code
in Fig. 7(a) co responds to a ramped input, and the output is
the input encoded on the three binary bits.
We simulated many possible configurations of 2- and 3-
bit encoders (not shown). The gate configurations in Fig. 4(c)
and Fig. 6(b) are the final result of the optimization process.
For optimal yield we found that the gates require a special
clocking scheme. Specifically, the inputs of all OR/AND gates
have he same clock as the preceding gate output. This is
sh wn sch matically in Fig. 4(c) and Fig. 6(b). However, due
to the novel operation of the XOR gate, described previously
in Section II, the XOR input must have a clock phase different
from the previous gates’ outputs. As an example, see Fig. 4(c).
(b)
Figure 4.21: The 3-bit encoder logic. (a) XOR/OR/AND logic implementation, and (b)
COSL gate implement tion, ludin th buffers, and sho in the clock phas ng. From
[56].
cycles, is shown, for the same parameter spreads as was the case for the 2-bit encoder, at a
clock frequency of 10 GHz. For the first two parameter sets the calculated yields are also
shown for no global parameter variations.
The calculated yields in Figure 4.23 clearly demonstrated that large global parameter
variations, as was the case with the measured data, had a large influence on the probability
that practical circuits would operate at high clock frequencies (e.g. 10 GHz).
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Fig. 8. (a) Simulated theoretical yields for the 2-bit encoder operating at
5 Gb/s. In the plot the first two data sets are for artificial global variations
and 5 and 10% local process variations. The third set of data is theoretical
yield calculated using the measured process variations. (b) The same as (a)
except the clocks are 10 GHz. (c) 3-bit encoder Monte Carlo simulation results
at 10 GHz with artificial global variations and 5 and 10% local process
parameter spreads and measured parameter spreads. Yield results are also
shown for 5 and 10% local variations with zero global variations.
clocks. The 2-bit encoder simulations are for 100 Monte Carlo
cycles, and the 3-bit simulations are for 50 Monte Carlo cycles.
In these plots the first two sets of data bars are for artificial
global variations of for and and
for the first set of data bars have local variations of 5%
on all parameters, and the second set of data bars have
10% local variations on all parameters. The third set of
data bars are the results of simulations with the measured
variations (Fig. 2); global variation for and
for and local variations have a for
and for For the simulations with measured
variations we approximate the inductance variation as 15%
globally, and 5% locally.
Note that all Monte Carlo simulation results have a statisti-
cal uncertainty which is a function of the number of trials and
the calculated yield. The yield accuracy analysis is described
in detail elsewhere [3], [19]. However, without going into
the details of this analysis, it is useful to put the accuracy
of Monte Carlo simulation results in perspective. A yield of
92% will have uncertainties of 7.7% for 50 MC cycles,
5.4% for 100 MC cycles, and 3.8% for 200 MC cycles.
A yield of 66%, on the other hand, will give uncertainties of
13.5% for 50 MC cycles, 9.5% for 100 MC cycles, and
6.7% for 200 MC cycles. Therefore, simulations with low
yields have larger uncertainties, and increasing the number
of Monte Carlo cycles decreases the statistical uncertainty.
The results of Fig. 8 are therefore not “exact” but describe the
approximate theoretical yields of the circuits within a statistical
error range. For clarity in Fig. 8 we have included error bars
for the statistical uncertainty of each simulation result.
The results of the 2-bit encoder for 100 Monte Carlo cycles
are given with and without dc bias trimming, and for an
equivalent MVTL encoder. The MVTL gates used in the
encoder were modified to give high yield at 10 GHz [3].
The yield of the COSL 2-bit encoder is dependent upon the
local variations; at 10 GHz the yield is 87% 6.7% with
5% local variations, and this drops to 78% 8.3% with 10%
local variations. However, the addition of dc bias trimming
increases the yield to approximately 90% 5.4% in both cases.
We also calculated the theoretical yield of the 2-bit encoder
implemented using MVTL gates. At 10 GHz with 5% local
variations the MVTL yield was 77% 8.4%, and with 10%
local variation the yield drops to approximately 69% 9.2.
From the Monte Carlo simulations we found that even
though the NOR/NAND inversion functions have a high
theoretical yield individually, when the NOR/NAND gates are
included in large circuits the yield of the system is significantly
less than expected. At 10 GHz with 5% local variation
the 3-bit encoder OR, NOR, and XOR implementation had a
yield of approximately 45% 15% in 50 Monte Carlo cycles
(not shown in Fig. 8). However, the XOR function, which is
almost identical to the OR/AND gate, has the same theoretical
yield as the OR/AND gates. The theoretical yield of the 3-
bit encoder, simulated for 50 Monte Carlo cycles, is shown
in Fig. 8(c) using the XOR inversion architecture shown in
Fig. 7(c). The theoretical yield with 5% local variations is
80% 11.3% without trimming. When the local variations are
increased to 10% the yield is 62% 13.7%. We therefore
chose to implement an inversion function using the COSL
XOR gate to give maximum yields for large circuits.
Note from Fig. 8(c) that, as expected, the yield of the 3-bit
encoder decreases as the local variations are increased. Also,
comparing 2- and 3-bit encoder circuits, large COSL circuits
are more sensitive to the local variations than are small COSL
circuits. Fig. 8(c) also shows the 3-bit encoder yield with zero
global variations and no trimming; with 5% local variation the
(a)
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Fig. 8. (a) Simulated theoretical yields for the 2-bit encoder operating at
5 Gb/s. In the plot the first two data sets are for artificial global variations
and 5 and 10% local process variations. The third set of data is theoretical
yield calculated using the measured r cess variations. (b) The same as (a)
except the clocks are 10 GHz. (c) 3-bit encoder Monte Carlo simulation results
at 10 GHz with artificial global variations and 5 and 10% local process
parameter spreads and measured parameter spreads. Yield results are also
shown for 5 and 10% local variations with zero global variations.
clocks. The 2-bit encoder simulations are for 100 Monte Carlo
cycles, and the 3-bit simulations are for 50 Monte Carlo cycles.
In these plots the first two sets of data bars are for artificial
global variations of for and and
for the first set of data bars have local variations of 5%
on all parameters, and the second set of data bars have
10% local variations on all parameters. The third set of
d a bars are the results of simulations with the measured
variations (Fig. 2); global variation for and
for and local variations have a for
and for For the simulations with measured
variations we approximate the inductance variation as 15%
globally, and 5% locally.
Note that all Monte Carlo simulation results have a statisti-
cal uncertainty which is a function of the number of trials and
the calculated yield. The yield accuracy analysis is described
in detail elsewhere [3], [19]. However, without going into
the details of this analysis, it is useful to put the accuracy
of Monte Carlo simulation results in perspective. A yield of
92% will have uncertainties of 7.7% for 50 MC cycles,
5.4% for 100 MC cycles, and 3.8% for 200 MC cycles.
A yield of 66%, on the other hand, will give uncertainties of
13.5% for 50 MC cycles, 9.5% for 100 MC cycles, and
6.7% for 200 MC cycles. Therefore, simulations with low
yields have larger uncertainties, and increasing the number
of Monte Carlo cycles decreases the statistical uncertainty.
The results of Fig. 8 are therefore not “exact” but describe the
approximate theoretical yields of the circuits within a statistical
error range. For clarity in Fig. 8 we have included error bars
for the statistical uncertainty of each simulation result.
The results of the 2-bit encoder for 100 Monte Carlo cycles
are given with and without dc bias trimming, and for an
equivalent MVTL encoder. The MVTL gates used in the
encoder were modified to give high yield at 10 GHz [3].
The yield of the COSL 2-bit encoder is dependent upon the
local variations; at 10 GHz the yield is 87% 6.7% with
5% local variations, and this drops to 78% 8.3% with 10%
local variations. However, the addition of dc bias trimming
increases the yield to approximately 90% 5.4% in both cases.
We also calculated the theoretical yield of the 2-bit encoder
implemented using MVTL gates. At 10 GHz with 5% local
variations the MVTL yield was 77% 8.4%, and with 10%
local variation the yield drops to approximately 69% 9.2.
From the Monte Carlo simulations we found that even
though the NOR/NAND inversion functions have a high
theoretical yield individually, when the NOR/NAND gates are
included in large circuits the yield of the system is significantly
less than expected. At 10 GHz with 5% local variation
the 3-bit encoder OR, NOR, and XOR implementation had a
yield of approximately 45% 15% in 50 Monte Carlo cycles
(not shown in Fig. 8). However, the XOR function, which is
almost identical to the OR/AND gate, has the same theoretical
yield as the OR/AND gates. The theoretical yield of the 3-
bit encoder, simulated for 50 Monte Carlo cycles, is shown
in Fig. 8(c) using the XOR inversion architecture shown in
Fig. 7(c). The theoretical yield with 5% local variations is
80% 11.3% without trimming. When the local variations are
increased to 10% the yield is 62% 13.7%. We therefore
chose to implement an inversion function using the COSL
XOR gate to give maximum yields for large circuits.
Note from Fig. 8(c) that, as expected, the yield of the 3-bit
encoder decreases as the local variations are increased. Also,
comparing 2- and 3-bit encoder circuits, large COSL circuits
are more sensitive to the local variations than are small COSL
circuits. Fig. 8(c) also shows the 3-bit encoder yield with zero
global variations and no trimming; with 5% local variation the
(b)
Figure 4.22: Simulated yield of 2-bit encoder at (a) 5 GHz clock frequency, and (b) 10 GHz
clock frequency. Errors bars reflect the statistical uncertainty. From [56].
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Fig. 8. (a) Simulated theoretical yields for the 2-bit encoder operating at
5 Gb/s. In the plot the first two data sets are for artificial global variations
and 5 and 10% local process variations. The third set of data is theoretical
yield calculated using the measured process variations. (b) The same as (a)
except the clocks are 10 GHz. (c) 3-bit encoder Monte Carlo simulation results
at 10 GHz with artificial global variations nd 5 and 10% local process
paramete spreads an measured parameter spreads. Yield results are also
shown for 5 and 10% local variations with zero global variations.
clocks. The 2-bit encoder simulations are for 100 Monte Carlo
cycles, and the 3-bit simulations are for 50 Monte Carlo cycles.
In these plots the first two sets of data bars are for artificial
global variations of for and and
for the first set of data bars have local variations of 5%
on all parameters, and the second set of data bars have
10% ocal va iations on all parameters. The third et of
data bars are the results of simulations with the measured
variations (Fig. 2); global variation for and
for and local variations have a for
and for For the simulations with measured
variations we approximate the inductance variation as 15%
globally, and 5% locally.
Note that all Monte Carlo si ulation results h ve a statisti-
cal uncertainty which is a function of the number of trials and
the calculated yield. The yield accuracy analysis is described
in detail elsewhere [3], [19]. However, without going into
the details of this analysis, it is useful to put the accuracy
of Monte Carlo simulation results in perspective. A yield of
92% will have uncertainties of 7.7% for 50 MC cy l s,
5.4% for 100 MC cycles, and 3.8% for 200 MC cycles.
A yield of 66%, on the other hand, will give uncertainties of
13.5% for 50 MC cycles, 9.5% fo 100 MC cycles, and
6.7% for 200 MC cycles. Therefore, simulations with low
yi lds have larger uncertainties, and increasing the number
of Monte Carlo cycles decre ses the statistical u certainty.
The results of Fig. 8 are therefore not “exact” but describe the
approximate theoretical yields of the circuits within a statistical
error range. Fo clarity in Fig. 8 we have included error b rs
for the statistical uncertainty of each simulation result.
The results of the 2-bit encoder for 100 Monte Carlo cycles
are given with nd without dc bias trimming, and for an
equivalent MVTL encoder. The MVTL gates used in the
encoder were modified to give high yield at 10 GHz [3].
The yield of the COSL 2-bit encod r is depend nt upon the
local variations; at 10 GHz the yield is 87% 6.7% with
5% local v riations, and this drops to 78% 8.3% with 10%
local variations. However, the ddition f dc bias trimming
increases the yield to approximately 90% 5.4% in both cases.
We also calcul ted the theoretical yield of the 2-bit encoder
implemented using MVTL gates. At 10 GHz with 5% local
variations the MVTL yield was 77% 8.4%, and with 10%
local variation t e yield drops to approximately 69% 9.2.
From the Monte Carlo simulations we found that ven
though the NOR/NAND inversion functions have a high
theor tical yiel individually, when the NOR/NAND gates are
included in large cir uits th yield of the system is significantly
less than expected. At 10 GHz with 5% local variation
the 3-bit encod r OR, NOR, and XOR implementation had a
yield f approximately 45% 15% in 50 Mont Carlo cycles
(not shown in Fig. 8). However, the XOR function, which is
almost identical to the OR/AND gate, has the same theoretical
yield the OR/AND gates. The theoretical yield of the 3-
bit encoder, simulated for 50 Monte Carlo cycles, is shown
in Fig. 8(c) using the XOR inversion architecture shown in
Fig. 7(c). The theoretical yield with 5% local variations is
80% 11.3% without trimming. When the local variations are
increased to 10% the yield is 62% 13.7%. We therefore
chose to implement an inversion function using the COSL
XOR gate to give maximum yields for large circuits.
Note from Fig. 8(c) that, as expected, the yield of the 3-bit
encoder decreases as the local variations are increased. Also,
comparing 2- and 3-bit encoder circuits, large COSL circuits
are more sensitive to the local variations than are small COSL
circuits. Fig. 8(c) also shows the 3-bit encoder yield with zero
global variations and no trimming; with 5% local variation the
Figure 4.23: Simulated yield of COSL 3-bit encoder at 10 GHz clock frequ cy. Errors bars
reflect the statistical uncertainty. Fr m [56].
4.1.7.3 Layout and measured test r sults of a COSL 2-bit encoder
The COSL 2-bit encoder was fabri ted using the 1 kA/cm2 HYPRES proces . A photo rap
of the 5 mm × 5 mm chip is sh wn in Figure 4.24. The chip contains two 2-bit encoders. All
the transmission lines were impedance matched.
The measured test results at clock frequency of 1 GHz are shown in Figure 4.25(a), and
in Figure 4.25(b) when the circuit was clocked at 4 GHz. In the latt r case the inputs were
1 GHz return-to-zero pulses, which explains the two pulses at the output for every single
input pulse.
The therm meter code corr spon ing to a linear upwards nd downwards sweep (see
Figure 4.19 for simulation esul s) is shown in the thre top tr ces of every graph, and th
correctly encoded digital outputs in the bottom two traces.
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(a)
Fig. 9. (a) 5 mm 5 mm 2-bit encoder chip fabricated using the HYPRES process.
theoretical yield is 100% and with 10% local variation, 96%
( 5.4%, 4%) in 50 Monte Carlo cycles. This is an important
result, and it shows that decreasing the global variations is the
most significant factor for increasing the theoretical yield.
Finally, we have calculated the 2- and 3-bit encoder
yields using the measured process variations. At 10 GHz,
the COSL 2-bit encoder yield was 56% 9.5%, and the 3-bit
was 36% 13.6%. The 2-bit MVTL decoder had a yield
of 35% 9.5%. With trimming the yield of the COSL 2-
bit encoder increased to 66% 9.5%. Clearly, large global
variations have a significant effect on the theoretical yield of
the circuits.
Some of the uncertainty ranges, given by error bars in
Fig. 8, overlap, and from a statistical standpoint it is not
possible to draw firm conclusions comparing these specific
cases. However, the data overlap is typically small occurring
at the top and bottom of adjacent data uncertainty intervals
so that one can see the trend in these data. Excessively long
simulation times prevented us from calculating the theoretical
yields for more Monte Carlo cycles, which would have in turn
reduced the uncertainties. However, note that at 5 and 10 GHz
the COSL 2-bit encoder yield with trimming is better, in a strict
statistical sense, than MVTL for all variations. Furthermore,
at 10 GHz with measured variations the COSL yield without
trimming is also significantly better, in a strict statistical sense,
than MVTL. These data therefore clearly demonstrate that
COSL gates have a higher probability of operating successfully
in the frequency range of 5–10 GHz than MVTL.
The important point is that these simulations show that
the fabrication process plays a significant role in successfully
demonstrating working circuits. The Monte Carlo method
enables one to evaluate the expected yield of a circuit with
many different nominal parameters. Circuits are optimized by
choosing parameters which maximize the theoretical yield not
only of the component gates, but also of the entire circuit.
The circuit yield therefore acts as a pretest evaluation of how
well the circuit has been optimized and correlates directly with
the probability of fabricating working circuits. Furthermore,
the results in Fig. 8(c) with no global variations demonstrate
that if the global variations of the parameter spreads can be
Figure 4.24: Photograph of the 5 mm × 5 mm 2-bit encoder chip fabricated using the 1
kA/cm2 HYPRES process. From [56].JEFFERY et al.: MONTE CARLO OPTIMIZATION 117
We have used Monte Carlo simulations to calculate the
effect of impedance mismatches. We found from these sim-
ulations that if the clock lines and connections between gates
are not impedence-matched, the yield of the circuits at 10
GHz is reduced. All of the transmission lines are therefore
impedance-matched for the circuit in Fig. 9. The inputs and
outputs of the gates are matched to 5 The gate clock lines
have impedances of 6.7 (clock 1) and 13.4 (clock 2),
and these clock lines are combined into a matched tree that
has a characteristic impedance of 1.6 at the pad. Resistive
matching networks are used for the inputs of the bottom 2-bit
encoder Fig. 9(a).
Resistive matching networks are especially useful for broad-
band testing. However, since the superconductive circuits have
an intrinsically low impedance, a large resistance is required
to match to 50 This resistor dissipates excessive power, and
it is impractical to use resistive matching for the three phase
clocks. To avoid excessive heating of the chip, we therefore
mismatch the 1.6- clock lines at the pads in Fig. 9 to the 50-
cables external to the chip. Since the clocks are sinusoids, a
large reflected component in the coaxial cables does not effect
the shape of the signal input to the chip.
Experimental test results are given for the 2-bit encoder
operating at 1 Gb/s in Fig. 10. The 1-Gb/s inputs are generated
using an HP 80000 data generator, and the sinusoidal clock is
generated by an HP 85735 synthesizer signal generator. The
inputs and outputs are observed on a Tektronix 11 801A digital
sampling oscilloscope. The chip is mounted on the end of an
American Cryoprobe high-speed probe [26] surrounded by two
mumetal shields and immersed in a liquid helium dewar. The
experimental data in Fig. 10 corresponds to the simulation in
Fig. 5. The thermometer code inputs are the three top traces
in Fig. 10, and the two binary output bits are the bottom two
traces. The input and output data are shifted by approximately
15 ns; this is the time delay of the signal as it propagates
in the cables from the chip. The 2.5-mV superconducting
circuit outputs have been averaged for the photograph Fig. 10.
However, no averaging is necessary if one uses a low-noise
amplifier [27].
At low frequencies (5 kHz) it is straightforward to apply
the nominal 10-mV clock amplitudes to the circuit; how-
ever, at 1 GHz the test setup is more complicated. All room
temperature electronics has a characteristic impedance of 50
The high-speed probe has 50- cables and is impedance
mismatched to the 1.6- clock transmissions lines at the pads
of the chip. For high-speed testing the clock amplitudes are
measured using the 50- sampling scope before they are
connected to the high-speed probe. We found that due to the
impedance mismatch and loss in the cables, 400-mV clock
amplitudes are required, measured by the 50- scope, to give
the nominal 10-mV clock amplitudes at the chip.
Fig. 11 shows the same circuit clocked at 4 GHz. In this case
we use the divide-by-four of an NEL NG4218 multiplexer to
phase lock the clock with the HP 80000 data generator. The
inputs in Fig. 11(a) are 1 Gb/s RZ and, since the circuit is
clocked at 4 Gb/s, there are two pulses output in Fig. 11(b)
for each input pulse. The large oscillation on the background
is due to imperfect balancing of the three-phase clocks and can
Fig. 10. 2-bit encoder operating at 1 Gb/s. The three inputs are shown at
the top and the two output bits on the bottom.
Fig. 11. 2-bit encoder clocked at 4 Gb/s with 1 Gb/s inputs. (a) The three
inputs and (b) the two output bits.
be reduced significantly by the addition of a fourth clock phase
[27]. We have thus far demonstrated the full 2-bit encoder at
5 Gb/s, with portions of the circuit operating up to 8 Gb/s. We
have also demonstrated the basic COSL OR/AND gate at 10
Gb/s and measured bit error rates. These results are described
in detail elsewhere [2], [27].
VI. SUMMARY AND CONCLUSIONS
Experimental data for global and local process variations
have been presented. For Josephson superconducting circuits
these process variations can significantly reduce the proba-
bility of obtaining working circuits at ultra-high speed. An
optimization technique was described such that basic gates
are optimized using the Monte Carlo method and then incor-
porated into larger circuits. We used the Monte Carlo method
to simulate basic gates and complex circuits in order to realize
logic functions with maximum yield.
(a)
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We have used Monte Carlo simulations to calculate the
effect of impedance mismatches. We found from these sim-
ulations that if the clock lines and connections between gates
are not impedence-matched, the yield of the circuits at 10
GHz is reduced. All of the transmission lines are therefore
impedance-matched for the circuit in Fig. 9. The inputs and
outputs of the gates are matched to 5 The gate clock lines
have impedances of 6.7 (clock 1) and 13.4 (clock 2),
and these clock lines are combined into a matched tree that
has a characteristic impedance of 1.6 at the pad. Resistive
matching networks are used for the inputs of the bottom 2-bit
encoder Fig. 9(a).
Resistive matching networks are especially useful for broad-
band testing. However, since the superconductive circuits have
an intrinsically low impedance, a large resistance is required
to match to 50 This resistor dissipates excessive power, and
it is impractical to use resistive matching for the three phase
clocks. To avoid excessive heating of th ch p, we therefore
mismatch the 1.6- clock lines at the pads in Fig. 9 to the 50-
cables external to the chip. Since th clocks are s nusoids, a
large reflected component in the coaxial cables does not effect
the shape of the signal input to the c ip.
Experimental test results are given for the 2-bit encoder
operating at 1 Gb/s in Fig. 10. The 1-Gb/s inputs are generated
using an HP 80000 data generator, and the sinusoidal clock is
generated by an HP 85735 synthesizer signal generator. The
inputs and outputs are observed on a Tektronix 11 801A digital
sampling oscilloscope. The chip is mounted on the end of an
American Cryoprobe high-speed probe [26] surrounded by tw
mumetal shields and immersed in a liquid helium dewar. The
experimental data in Fig. 10 corresponds to the simulation in
Fig. 5. The thermometer code inputs are the three top traces
in Fig. 10, and the two binary output bits are the bottom two
traces. The input and output data are shifted by approximately
15 ns; this is the time delay of the signal as it propagates
in the cables from the chip. The 2.5-mV superconducting
circuit outputs have been averaged for the photograph Fig. 10.
However, no averaging is necessary if one uses a low-noise
amplifier [27].
At low frequencies (5 kHz) it is straightforward to apply
the nominal 10-mV clock amplitudes to the circuit; how-
ever, at 1 GHz the test setup is more complicated. All room
temperature electronics has a characteristic impedance of 50
The high-speed probe has 50- cables and is impedance
mismatched to the 1.6- clock transmissions lines at the pads
of the chip. For high-speed testing the clock amplitudes are
measured using the 50- sampling scope before they are
connected to the high-speed probe. We found that due to the
impedance mismatch and loss in the cables, 400-mV clock
amplitudes are required, measured by the 50- scope, to give
the nominal 10-mV clock amplitudes at the chip.
Fig. 11 shows the same circuit clocked at 4 GHz. In this case
we use the divide-by-four of an NEL NG4218 multiplexer to
phase lock the clock with the HP 80000 data generator. The
inputs in Fig. 11(a) are 1 Gb/s RZ and, since the circuit is
clocked at 4 Gb/s, there are two pulses output in Fig. 11(b)
for each input pulse. The large oscillation on the background
is due to imperfect balancing of the three-phase clocks and can
Fig. 10. 2-bit encoder operating at 1 Gb/s. The three inputs are shown at
the top and the tw output bits on the bottom.
Fig. 11. 2-bit encoder clocked at 4 Gb/s with 1 Gb/s inputs. (a) The three
inputs and (b) the two output bits.
be reduced significantly by the addition of a fourth clock phase
[27]. We have thus far demonstrated the full 2-bit encoder at
5 Gb/s, with portions of the circuit operating up to 8 Gb/s. We
have also demonstrated the basic COSL OR/AND gate at 10
Gb/s and measured bit error rates. These results are described
in detail elsewhere [2], [27].
VI. SUMMARY AND CONCLUSIONS
Experimental data for global and local process variations
have been presented. For Josephson superconducting circuits
these process variations can significantly reduce the proba-
bility of obtaining working circuits at ultra-high speed. An
optimization technique was described such that basic gates
are optimized using the Monte Carlo method and then incor-
porated into larger circuits. We used the Monte Carlo method
to simulate basic gates and complex circuits in order to realize
logic functions with maximum yield.
(b)
Figure 4.25: Measured results of 2-bit encoder (a) with 1 GHz clock frequency, and (b) with
a 4 GHz clock frequency and 1 GHz RZ input pulses. From [56].
4.1.8 A COSL pseudo-random bit-sequence gene ator
To further explore the applica ility of COSL gates to more complex circuits at GHz frequen-
cies, a 4-bit pseudo-random bit-sequence generator (PRBSG) was designed [59].
Th block diagram of a 4 bit PRBSG is shown in Figure 4.26, as well as the schemat c f
the COSL implementation.
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Fig. 3. (a) Block diagram of 4-bit PRBSG. (b) Schematic of COSL implementation.
Fig. 4. Simulation results of the 4-bit PRBSG at 10 GHz.
TABLE I
CALCULATED MARGINS OF THE PRBSG
CLOCK SIGNALS
SQUID, the current in the inductors and will
sharply increase. This current serves as the control current for
the two-junction SQUID; when it increases, it suppresses the
critical current of the two-junction SQUID. The output portion
of the gate is designed as a race in which either the two-junction
TABLE II
SUMMARY OF MONTE CARLO ANALYSES AT 10 GHz
SQUID or the single series junction switches as Clock 2
rises. If the critical current of the two-junction SQUID, as
set by its control current , is lower than that of the series
junction , it will switch first, and vice versa.
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Fig. 4. Simulation results of the 4-bit PRBSG at 10 GHz.
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SQUID, the current in the inductors and will
sharply increase. This current serves as the control current for
the two-junction SQUID; when it increases, it suppresses the
critical current of the two-junction SQUID. The output portion
of the gate is designed as a race in which either the two-junction
TABLE II
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SQUID or the single series junction switches as Clock 2
rises. If the critical current of the two-junction SQUID, as
set by its control current , is lower than that of the series
junction , it will switch first, and vice versa.
(b)
Figure 4.26: (a) Block diagram of 4-bit PRBSG, and (b) schematic of COSL implementation.
From [59].
The PRBSG was implemented with the COSL gates that were optimized for optimum
yield [56]. The gates in the forward path of the PRBSG, shown in Figure 4.26(b), are only
equivalent to a 3-bit shift register, but the latency of the XOR gate and the buffers in the
feedback path is equivalent to a 1-bit shift register, making the delay in the loop equivalent
to a 4-bit shift register. In order to to start generating the periodic 4-bit pseudo-random bit
sequence, it was required to zero the Enable input after at least four clock cycles at a logical
"1". That was due to the latching nature of the COSL gates. The output of the PRBSG was fed
to an on-chip COSL amplifier circuit, which switched the output to the gap voltage (2.5 mV)
into a 50 Ω load. The correct output sequence of the circuit was 0,0,0,1,0,0,1,1,0,1,0,1,1,1,1.
The simulated results of the 4-bit PRBSG is shown in Figure 4.27 at a clock frequency of
10 GHz, confirming the correct sequence (starting at about t=1 ns).
The layout consisted of 12 gates and one amplifier, which converted the output voltage
level form 1 mV to 2.5 mV (the gap voltage), switching into the 50 Ω input resistance of
the measuring equipment. A total of 136 resistors and 75 Josephson junctions were used.
The dimensions of the PRBSG were 1530 × 950 µm2 and it was fabricated in the 1 kA/cm2
HYPRES process. The layout of the circuit is shown in Figure 4.28.
The non-averaged measured output of the 4-bit PRBSG is shown in Figure 4.29(a) for
three periods of the bit sequence, at a clock frequency of 1 GHz. The output was amplified
by a microwave amplifier (HP 8347A) with a gain of 25 dB and a 3 GHz bandwidth. The
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Fig. 4. Simulation results of the 4-bit PRBSG at 10 GHz.
TABLE I
CALCULATED MARGINS OF THE PRBSG
CLOCK SIGNALS
SQUID, the current in the inductors and will
sharply increase. This current serves as the control current for
the two-junction SQUID; when it increases, it suppresses the
critical current of the two-junction SQUID. The output portion
of the gate is designed as a race in which either the two-junction
TABLE II
SUMMARY OF MONTE CARLO ANALYSES AT 10 GHz
SQUID or the single series junction switches as Clock 2
rises. If the critical current of the two-junction SQUID, as
set by its control current , is lower than that of the series
junction , it will switch first, and vice versa.
Figure 4.27: Simulation results of the 4-bit PRBSG at a clock frequency of 10 GHz. From [59].WANG et al.: SUPERCONDUCTING PSEUDO-RANDOM BIT-SEQUENCE GENERATOR 1595
Fig. 5. Circuit layout of the 4-bit PRBSG.
The critical current of the two-junction SQUID is larger than
that of the series junction when it has a low control cur-
rent (one-junction SQUID not switched). Only the series junc-
tion switches as Clock 2 rises; the gate output is low or
logical “zero.” When the one-junction SQUID has switched,
the control current to the two-junction SQUID reduces its
critical current to near its minimum value and, when Clock 2
rises, the two-junction SQUID switches before the series junc-
tion reaches its critical current. The current through the single
junction is abruptly reduced and it cannot switch; the gate
output is “high” or logical “one.” The output voltage depends
on the equivalent load resistance. With our design parameters,
the output voltage is approximately 1 mV.
III. PSEUDO-RANDOM BIT-SEQUENCE GENERATOR DESIGN
An -bit pseudo-random bit-sequence generator (PRBSG)
consists of an -bit shift register and a feedback network to gen-
erate a sequence that appears random but actually is determin-
istic. Typically, the feedback network is an exclusive-OR (XOR)
gate, with its inputs being two or more outputs of the shift reg-
ister stages and its output being fed back to the first stage of
the shift register. The output sequence of a PRBSG depends on
the configuration of the feedback network and the initial condi-
tion of the shift register. Given any shift register of degree as
shown in Fig. 2 where represents the th bit of the shift reg-
ister, the output sequence is always ultimately periodic, with a
period not exceeding . If the shift register is linear, the pe-
riod is at most . Any output sequence achieving
is called amaximum-length linear shift register sequence (m-se-
quence). However, for a given number of stages of the shift reg-
ister , there are two or more ways to connect the feedback
configuration to achieve a sequence with maximum length
[6].
The block diagram of a 4-bit PRBSG is given in Fig. 3(a),
which consists of a 4-bit shift register and an XOR gate. [The
alternate m sequence configuration would have XORed the out-
puts of stages 1 and 4 in the feedback, and the sequence would
have been time reversed from that found with the connections
in Fig. 3(a).] The implementation of our design with the COSL
family is shown in Fig. 3(b). Note that in COSL, the XOR func-
tion is relatively easy to implement in a single gate [1], [2]. In
Fig. 3(b), the numbers on each gate denote the input and output
clock phases, respectively. As three-phase clocks are used to
control the propagation of data in the COSL family, in order
that the inputs to the XOR gate have the same phase, three cas-
caded OR gates in Fig. 3(b) are equivalent to one bit of the shift
register in Fig. 3(a). Because the input clock of an XOR gate
is not in phase with the output clock of the previous stage, but
lags by one clock phase, one of the three OR gates in each shift
register bit can be eliminated if the COSL XOR gate is used [1].
Due to the latching nature of these circuits, all gates in the
PRBSG will be reset to their superconducting states, and all
the gate outputs will be zero right after the clocks are asserted.
Without the “Enable” signal, the PRBSG will stay in the zero
state and cannot start to generate the sequence by itself. After
the “Enable” signal is raised to “1” for more than four clock
cycles, the PRBSG is set to “1.” Then, when the “Enable” be-
comes “zero,” the PRBSG is enabled to start generating the
Figure 4.28: Layout of the 4-bit PRBSG. From [59].
clean eye pattern is shown in Figure 4.29(b) at a clock frequency of 1 GHz. The horizontal
width of the lin s giv s an ind cation of the jitter (phase noise) of the circuit. The eye pattern
was obtained from the PRBSG o tput by triggeri g on v ry eighth clock cycl .
The output of the PRBSG at a cl ck frequency of 2 GHz is sh wn in Figure 4.30. The
output voltage was about 2 mV and was obtained by averaging, and without amplification.
The measured results confirmed the correct and stabl operation of the PRBSG at 2 GHz.
4.1.9 COSL amplifier circuits
Typical output voltag s of superconductin lo ic circuits ra ge from about 0.1 mV to ap-
proximately 2.5 mV. In Rapid Single Flux Quant m (RSFQ) circuit [60] ou put voltages of
about 0.1 mV are typically generated.
With the COSL co figuration the capability to i terface with room temperature elec-
tronics by amplification of the on-chip voltage levels was demonstrated. An on-chip single-
junction amplifier was provided to convert the nominal 1 mV output voltage to a 2.5 mV
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pseudo-random bit sequence periodically. The gates in the for-
ward path of the PRBSG in Fig. 3(b) are only equivalent to a
3-bit shift register instead of a 4-bit one. That is because the
latency of the XOR and corresponding buffers in the feedback
path is equivalent to a 1-bit shift register. Therefore, the total
delay in the PRBSG loop is equivalent to that of a 4-bit shift
register. At the output of the PRBSG, there is a digital amplifier
whose function is to amplify the logic “1” to the gap voltage
(2.5 mV) when driving a 50 load. The output sequence is
0,0,0,1,0,0,1,1,0,1,0,1,1,1,1.
HSPICE simulation results of the 4-bit PRBSG using the
COSL family clocked at 10 GHz are shown in Fig. 4. The mar-
gins of the clock signals were examined by simulation and are
listed in Table I, assuming nominal parameter values.
In order to estimate yield with representative parameter
spreads for a niobium process, Monte Carlo analyses of the
4-bit PRBSG were conducted at 10 GHz with both global and
local variations for resistors, inductors, and critical current den-
sity [7]. The results of Monte Carlo analyses are summarized
in Table II.
The layout of the 4-bit PRBSG is shown in Fig. 5. It consists
of 12 gates and one amplifier. The amplifier raises the output
level from 1mV to 2.5 mV, thus facilitating the measurement. A
total of 136 resistors and 75 junctions are used. The dimensions
of the PRBSG are m . The chip is fabricated in
the HYPRES 1 kA/cm process [8].
IV. HIGH SPEED TEST RESULTS
The three-phase clock signals are obtained from a synthesized
signal generator (HP 8673C) using three power splitters and
phase shifters. Each clock signal is amplified by a microwave
amplifier (HP 83 006A) with a gain of 30 dB and a bandwidth
of 0.01-26.5 GHz. Programmable attenuators are used to adjust
the amplitudes of the clocks separately in 1-dB increments to
fit the test needs. A signal generator (HP 70 340A) was used to
generate the input signal for the circuit under test and to analyze
the error performance of the circuit. The chip is mounted on the
end of a 10-GHz bandwidth Petersen probe, and the data output
from the circuit is directly observed using a Tek 11 801A sam-
pling oscilloscope.
Fig. 6(a) shows the outputs of the 4-bit PRBSG (not averaged)
clocked at 1 GHz, and amplified by an HP 8347A amplifier
with 25 dB gain and a bandwidth of up to 3 GHz. Fig. 6(a)
shows three periods of the PRB sequence. The eye pattern of
the 4-bit PRBSG working at 1 GHz is shown in Fig. 6(b), where
the horizontal width of the lines gives the jitter (phase noise) and
the rise and fall times of the data pulses can be measured. Note
that the eye pattern is easily obtained from the PRBSG output
by triggering on every eighth clock cycle.
Fig. 7 shows the output of the PRBSG clocked at 2 GHz. The
amplitude of this output is approximately 2 mV, which is the
result with 32 times of averaging, but without amplification.
The oscilloscope photograph shows that the output of the 4-bit
PRBSG implemented with the COSL gates is correct and stable
at 2 GHz.
In the present tests, the PRBSG maximum speed was limited
to 2 GHz. However, the layout included many internal probe
Fig. 6. (a) Test results of the 4-bit PRBSG at 1 GHzwithout averaging showing
three periods of the bit sequence. (b) The eye pattern of the 4-bit PRBSG at 1
GHz.
Fig. 7. Averaged output of the PRBSG at 2 GHz.
connections for debugging purposes. Higher speed operation
should be possible if all of the extra probe lines are removed, the
interconnects between gates are carefully impedance matched,
and parasitic inductances are calculated more accurately.
V. CONCLUSION
We have used the COSL family to form a 4-bit
pseudo-random bit-sequence generator, and stable, cor-
rect operation was shown at 2 GHz. According to Monte Carlo
simulations with reasonable assumptions about global and local
spread of parameters, a rather high yield can be expected with
10-GHz operation. A number of experimental factors, such
as parasitics, unusual parameter deviation, impedance mis-
matching, and crosstalk can be limiting the speed of operation.
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pseudo-random bit sequence periodically. The gates in the for-
ward path of the PRBSG in Fig. 3(b) are only equivalent to a
3-bit shift register instead of a 4-bit one. That is because the
latency of the XOR and corresponding buffers in the feedback
path is equivalent to a 1-bit shift register. Therefore, the total
delay in the PRBSG loop is equivalent to that of a 4-bit shift
register. At the output of the PRBSG, there is a digital amplifier
whose function is to amplify the logic “1” to the gap voltage
(2.5 mV) when driving a 50 load. The output sequence is
0,0,0,1,0,0,1,1,0,1,0,1,1,1,1.
HSPICE simulation results of the 4-bit PRBSG using the
COSL family clocked at 10 GHz are shown in Fig. 4. The mar-
gins of the clock signals were examined by simulation and are
listed in Table I, assuming ominal parameter values.
In order to estimate yield with representative parameter
spreads for a niobium process, Monte Carlo analyses of the
4-bit PRBSG were conducted at 10 GHz with both global and
local variations for resistors, inductors, and critical current den-
sity [7]. The results of Mo te Carlo analyses are summarized
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The layout of the 4-bit PRBSG is shown in Fig. 5. It consists
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total f 136 resistors and 75 junctions are used. The dimensions
of the PRBSG are m . The chip is fabricated in
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amplifier (HP 83 006A) with a gain of 30 dB and a bandwidth
of 0.01-26.5 GHz. Programmable attenuators are used to adjust
the amplitudes of the clocks separately in 1-dB increments to
fit the test needs. A signal generator (HP 70 340A) was used to
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from the circuit is directly observed using a Tek 11 801A sam-
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Fig. 6(a) shows the outputs of the 4-bit PRBSG (not averaged)
clocked at 1 GHz, and amplified by n HP 8347A amplifier
with 25 B gain and a bandwidth of up to 3 GHz. Fig. 6(a)
shows three periods of the PRB sequence. The eye pattern of
the 4-bit PRBSG working at 1 GHz is shown in Fig. 6(b), where
the horizontal width of the lines gives the j tter (p ase noise) and
the rise and fall times of the data pulses can be measured. Note
that the ye pattern is easily obtained fr m the PRBSG utput
by triggering on every eighth clock cycle.
Fig. 7 shows t e output of the PRBSG clocked at 2 GHz. The
amplitude of this output is approximately 2 mV, which is the
result with 32 times of averaging, but without amplification.
The oscilloscope photogr ph shows that the output of the 4-bit
PRBSG implemented with the COSL gates is correct and stable
at 2 GHz.
In the present tests, the PRBSG maximum speed was limited
to 2 GHz. However, the layout included many internal probe
Fig. 6. (a) Test results of the 4-bit PRBSG at 1 GHzwithout averaging showing
three periods of the bit sequence. (b) The eye pattern of the 4-bit PRBSG at 1
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connections for debugging purposes. Higher speed operation
should be possible if all of the extra probe lines are removed, the
interconnects between gates are carefully impedance matched,
and parasitic inductances are calculated more accurately.
V. CONCLUSION
We have used the COSL family to form a 4-bit
pseudo-random bit-sequence generator, and stable, cor-
rect operation was shown at 2 GHz. According to Monte Carlo
simulations with reasonable assumptions about global and local
spread of parameters, a rather high yield can be expected with
10-GHz operation. A number of experimental factors, such
as parasitics, unusual parameter deviation, impedance mis-
matching, and crosstalk can be limiting the speed of operation.
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quency. From [59].
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pseudo-random bit sequence periodically. The gates in the for-
ward path of the PRBSG in Fig. 3(b) are only equivalent to a
3-bit shift register instead of a 4-bit one. That is because the
latency of the XOR and corresponding buffers in the feedback
path is equivalent to a 1-bit shift register. Therefore, the total
delay in the PRBSG loop is equivalent to that of a 4-bit shift
register. At the output of the PRBSG, there is a digital amplifier
whose function is to amplify the logic “1” to the gap voltage
(2.5 mV) when driving a 50 load. The output sequence is
0,0,0,1,0,0,1,1,0,1,0,1,1,1,1.
HSPICE simulation results of the 4-bit PRBSG using the
COSL family clocked at 10 GHz are shown in Fig. 4. The mar-
gins of the clock signals were examined by simulation and are
listed in Table I, assuming nominal parameter values.
In order to estimate yield with representative paramete
spreads for a niobium process, Mont Carlo analyses o the
4-bit PRBSG were conducted at 10 GHz with both global and
local variations for resistors, inductors, and critical current den-
sity [7]. The results of Monte Carlo analyses are summarized
in Table II.
The layout of the 4-bit PRBSG is shown in Fig. 5. It consists
of 12 gates and one amplifier. The amplifie rais s the output
level from 1mV to 2.5 mV, thus facilitati g the m asurement. A
total of 136 resistors and 75 junctions are used. The dimensions
of the PRBSG are m . The chip is fabricated in
the HYPRES 1 kA/cm process [8].
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The three-phase clock signals are obtained from a synthesized
signal generator (HP 8673C) using three power splitters and
phase shifters. Each clock signal is amplifi d by a icrowave
amplifier (HP 83 006A) with a gain of 30 dB and a band idth
of 0.01-26.5 GHz. Programmable attenuators are us d to djust
the amplitudes of the clocks separa ely in 1-dB i rem nts to
fit the test needs. A signal generator (HP 70 340A) was used to
generate the input signal for the circuit under test a to analyze
the error performance of the circuit. The chip is mounted on t e
end of a 10-GHz bandwidth Petersen probe, and the dat output
from the circuit is directly observed using a Tek 11 801A sam-
pling oscilloscope.
Fig. 6(a) shows the outputs of the 4-bit PRBSG (not averaged)
clocked at 1 GHz, and amplified by an HP 8347A amplifier
with 25 dB gain and a bandwidth of up t 3 GHz. Fig. 6(a)
shows three periods of the PRB sequence. T e eye attern of
the 4-bit PRBSG working at 1 GHz is shown in Fig. 6(b), where
the horizontal width of the lines gives the jitter (phase noise) and
the rise and fall times of the data pulses can be easured. Note
that the eye pattern is easily obtained from the PRBSG output
by triggering on every eighth clock cycle.
Fig. 7 shows the output of the PRBSG clocked at 2 GHz. The
amplitude of this output is approximately 2 mV, which is the
result with 32 times of averaging, but without amplification.
The oscilloscope photograph shows that the output of the 4-bit
PRBSG implemented with the COSL gates is correct and stable
at 2 GHz.
In the present tests, the PRBSG maximum speed was limited
to 2 GHz. However, the layout included many internal probe
Fi . 6. (a) Test r sults of the 4-bit PRBSG at 1 GHzwithout averaging showing
three periods of the bit sequence. (b) The eye pattern of the 4-bit PRBSG at 1
GHz.
Fig. 7. Averaged output of the PRBSG at 2 GHz.
connections for debugging purposes. Higher speed operation
should be possible if all of the extra probe lines are removed, the
interconnects between gates are carefully impedance matched,
and parasitic inductances are calculated more accurately.
V. CONCLUSION
We have used the COSL family to form a 4-bit
seudo-random bit-sequence generator, and stable, cor-
r ct operation was shown at 2 GHz. According to Monte Carlo
simulations with reasonable assumptions about global and local
spread of parameters, a rather high yield can be expected with
10-GHz operation. A number of experimental factors, such
as parasitics, unusual parameter deviation, impedance mis-
matching, and crosstalk can be limiting the speed of operation.
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Figure 4.30: Averaged output of the 4-bit PRBSG at 2 GHz. From [59].
output voltage, switching into a 50 Ω external load (Figure 4.5). It was thus decided to
explore the amplification capabilities of the COSL configuration further, to see whether on-
chip amplification was practical, especially at frequencies in excess of 5 GHz.
The first attempt at on-chip amplification was the Suzuki stack [61], as is shown in Figure
4.31. Every Josephson junction in the stack is designed to switch to the gap voltage (VG),
givi g a t eore ical output voltage f nVG, where n is the number of junctions in the stack.
On of the main probl ms of a Suzuki stack is the fact that it is very sensitive to variations
in the critical current of the Josephs n junctions. If, for example, the critical c rrent of one
of the Josephson junctions in the output series branch is notably small r than th rest, that
junction will switch first to the high impedance state. This will limit the curr to su h an
extent that none of the other series junc ons will be able to switch. The output voltage will
thus be limited to the gap voltage VG.
Another serious drawback of the Suzuki stack is the inability to switch off at high fre-
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Figure 1 Circuit diagram of a typical Suzuki stack
amplifier
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Abstract - At 5 - 10 GHz clock speeds the direct, non-averaged,
detection of superconducting circuit outputs is difficult. We have
previously demonstrated Complementary Output Switching Logic
(COSL) gates operating at 5 - 18 GHz, with 2.5 mV output, and we
successfully interfaced these circuits to GaAs Bit Error Rate (BER)
test systems at 5 GHz. However, the poor output signal to noise
ratio makes BER testing difficult at speeds greater than 5 GHz. We
have therefore designed 5 - 10 GHz on-chip amplifier circuits based
on two different stacked COSL gate configurations. The first
configuration was used to design a stack with a nominal output
voltage of 5 mV. The circuit design was optimized for 5 - 10 GHz
operation using a Monte Carlo yield prediction method. The circuit
was fabricated by HYPRES using a 1 kA/cm  process, and was2
successfully tested up to 10 GHz. The second configuration was
used to design a four SQUID stack, which was implemented by
HYPRES in the 2.5 kA/cm  process. Test results of this2
configuration  is presented at 5 GHz.
I. INTRODUCTION
Typical output voltages of superconducting logic circuits
range from about 0.1 mV to approximately 2.5 mV. In Rapid
Single Flux Quantum (RSFQ) circuits [1], output voltages of
about 0.1 mV are typically generated. We have demonstrated 
that Complementary Output Switching Logic (COSL) voltage-
state gates are capable of delivering 2.5 mV into 50 Ω at
frequencies ranging from 5-18 GHz [2], [3], [4].
At frequencies in excess of 5 GHz it is very difficult to
interface such small voltages to external electronics and either
on-chip, or off-chip amplification is required to make non-
averaged measurements a possibility. Off-chip amplifiers can be
quite expensive and, due to the large bandwidth, also rather
noisy. An on-chip amplifier thus seems to be quite an attractive
solution, but difficult to implement, especially at high speed. 
The first attempt at on-chip amplification was the Suzuki
stack [5]. The circuit diagram of a typical Suzuki stack is shown
1 4in Fig. 1. The input current is fed through junctions J  to J  to
5the series connected output branch consisting of junctions J  to
8J . When the clock is applied the current is diverted to both
series connected branches. The clock current is subtracted in the
input branch and added to the applied current in the output
branch. The total current in the output branch is now larger than
the critical current of the junctions, and the junctions are
switched to the resistive state. This, in turn, also switches the
input branch to the resistive state. Each Josephson junction in
the Suzuki stack is designed to switch to the bandgap voltage
G G(V ). The output voltage should thus be equal to nV , where n
represents the number of Josephson junctions in a series branch
of the stack.
One of the main problems of a Suzuki stack is the fact that it
is very sensitive to variations in the critical current of the
Josephson junctions. If, for example, the critical current of one
of the Josephson junctions in the output series branch is notably
smaller than the rest, that junction will switch first to the high
impedance state. This will limit the current to such an extent
that none  of  the other  series junctions will be able to switch.
The output voltage will thus be limited to the bandgap voltage
GV . 
Another serious drawback of the Suzuki stack is the inability
to switch off at high frequencies when the clock goes negative.
This is due to the relatively high shunt capacitances of the
Josephson junctions when standard critical current density
fabrication processes (1 kA/cm  or 2.5 kA/cm ) are used. The2 2
problem is alleviated when every Josephson junction is shunted
by a resistor, but this reduces the output voltage considerably.
Monte Carlo yield analyses [6] on a Suzuki stack, using the 1
kA/cm  Josephson junction model, showed that, even with shunt2
resistors across the Josephson junctions, the Suzuki stack was
not a viable proposition for on-chip amplification at GHz
frequencies, especially when a standard critical current density
process is used.
In this article two new stack configurations will be discussed.
Both configurations are based on COSL circuits, which will
make interfacing to normal COSL gates easy, and promises to
work well at frequencies in the GHz range. The layout of the
Manuscript received September 15, 1998.
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Figure 4.31: Circuit diagram of a typical Suzuki stack amplifier. From [62].
quencies when the clock goes negative. This is due to the relatively high shunt capacitances
of the Josephson junctions when standard critical current density fabrication processes are
used. The problem is alleviated when every Josephson junction is shunted by a resistor, but
this reduces the output voltage considerably. Monte Carlo yield analyses [56] on a Suzuki
stack, using the 1 kA/cm2 Josephson junction model, showed that, even with shunt resistors
across the Josephson junctions, the Suzuki stack was not a viable propositio for on-chip am-
plification at GHz frequencies, especially when a standard critical current density process
was used.
The basic configuration of our first attempt to implement a COSL stack amplifier is
shown in Figure 4.32 [62]. Two stacked two-junction SQUIDs, each driven individually
by a one-junction SQUID, are shown. Each two-junction SQUID is shunted by a resistor to
ensure switch off during the negative porti n of a clock cycle. T e output voltage of each
individual two-junction SQUID will thus be reduced to less than the gap voltage, but en-
hanced switching stability will theoretically be obtained. The stack amplifier is designed to
switch into 50 Ω.
To test the concept, an amplifier using 6 stacked two-junction SQUIDs at the output
was designed [62]. The simulated nominal outp voltage was 5.2 mV. The amplifier was
fabricated using the 1 kA/cm2 HYPRES process. The unaver ged measured performance of
the amplifier is shown in Figure 4.33(a) at a frequency of 5 GHz. The input was generated by
a pseudo-random bit sequence generator and applied directly to the input of the amplifier.
The measured eye diagram of the 6 SQUID stack amplifier is shown in Figure 4.33(b). The
diagram was measured at 5 GHz. It is quite clear from the very clean eye diagram that the
bit error rate was very low. It was estimated t be less than 10−6.
Measurements at 10 GHz were subsequ ntly taken. The o tput voltage was measured as
4 mV, which was acceptable considering the notable attenuation of the measurement probe
at that frequency (see Figure 4.34). At 1 GHz the output voltage was measured as 5 mV,
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circuits will be discussed, and measured results will be
presented and discussed.
II.  COSL STACK WITH MULTIPLE DRIVERS
In this configuration the stack is formed by the series
connection of two-junction SQUID's. Every two-junction
SQUID is driven individually by a one-junction SQUID. The
one-junction SQUID drivers are identical to the input of a
COSL OR gate and can thus be driven directly by a COSL gate.
he circuit diagram of a 2 SQUID stack amplifier is shown in
Fig. 2. 
Figure 2 Circuit diagram of a 2 SQUID COSL stack amplifier. Each
two-junction SQUID is driven by a separate one-junction SQUID. The
OR gate feeding the one-junction SQUID drivers, is also shown. 
Each two-junction SQUID is shunted by a resistor to ensure
that it will switch off during the negative portion of a clock
cycle. This reduces the output voltage of each individual two-
junction SQUID to less than the gap voltage. The stack
amplifier is designed to switch into 50 Ω. As is the case with all
COSL gates, it is possible to use a dc trim voltage [7] to supply
additional or less input drive at the one-junction SQUID drivers
in case of a non-optimum output voltage. A degree of control
over the amplitude of the output voltage is also incorporated by
tuning the output dc bias.
A drawback of the circuit is that additional COSL OR gates
will be required to drive the amplifier as soon as the number of
two-junction SQUID's is increased to more than two. This is
wasteful of chip area.
An amplifier using 6 stacked two-junction SQUID's at the
output was designed. The simulated nominal output voltage is
5.2 mV.
The circuit was optimized using Monte Carlo yield analysis
techniques [6]. The 3σ global variations on Josephson junction
critical current density, resistance and inductance were taken as
10%, 15% and 15% respectively. The local 3σ variations on
Josephson junction area, resistance and inductance were taken
as 10%. The untrimmed circuit yield for 50 Monte Carlo cycles
at 10 GHz was calculated as 84%. With input trim the yield
improved to 94%.
The amplifier was fabricated using the 1 kA/cm  HYPRES2
process [8]. The unaveraged measured performance of the
amplifier is shown in Fig. 3 at a frequency of 5 GHz. The input
was generated by a pseudo-random bit sequence generator and
applied directly to the input of the amplifier.
Figure 3 Measured performance of 6 SQUID stack with multiple
drivers at 5 GHz. The measured data is unaveraged.
The measured eye diagram of the 6 SQUID stack amplifier 
is shown in Fig. 4. The diagram was measured at 5 GHz. It is
quite clear from the very clean eye diagram that the bit error rate
is very low. It is estimated to be less than 10 .-6
   
Figure 4 Eye diagram of 6 SQUID stack amplifier with multiple
drivers at 5 GHz.
The amplifier was also tested at 10 GHz with a pseudo-
random bit sequence input. The averaged measured
performance of the amplifier is shown in Fig. 5. The low output
voltage is due to flux trapping and also the bad frequency
response of the probe. 
A subsequent 10 GHz measurement was taken after flux
trapping was eliminated. The output voltage was measured as 4
mV, which is acceptable considering the notable attenuation of
the probe at this frequency.  At 1 GHz the output voltage was
measured as 5 mV, which corresponds well with the nominal
value.
Figure 4.32: Circuit diagram of a 2 SQUID COSL stack amplifier. Each two-junction SQUID
is driven by a separate one-junction SQUID. The OR gate feeding the one-junction SQUID
drivers, is also shown. From [62].
circuits will be discussed, and measured results will be
presented and discussed.
II.  COSL STACK WITH MULTIPLE DRIVERS
In this configuration the stack is formed by the series
connection of two-junction SQUID's. Every two-junction
SQUID is driven individually by a one-junction SQUID. The
one-junction SQUID drivers are identical to the input of a
COSL OR gate and can thus be driven directly by a COSL gate.
The circuit diagram of a 2 SQUID stack amplifier is shown in
Fig. 2. 
Figure 2 Circuit diagram of a 2 SQUID COSL stack amplifier. Each
two-junction SQUID is driven by a separate one-junction SQUID. The
OR gate feeding the one-junction SQUID drivers, is also shown. 
Each two-junction SQUID is shunted by a resistor to ensure
that it will switch off during the negative portion of a clock
cycle. This reduces the output voltage of each individual two-
junction SQUID to less than the gap voltage. The stack
amplifier is designed to switch into 50 Ω. As is the case with all
COSL gates, it is possible to use a dc trim voltage [7] to supply
additional or less input drive at the one-junction SQUID drivers
in case of a non-optimum output voltage. A degree of control
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that it will switch off during the negative portion of a clock
cycle. This reduces the output voltage of each individual two-
junction SQUID to less than the gap voltage. The stack
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wasteful of chip area.
An amplifier using 6 stacked two-junction SQUID's at the
output was designed. The simulated nominal output voltage is
5.2 mV.
The circuit was optimized using Monte Carlo yield analysis
techniques [6]. The 3σ global variations on Josephson junction
critical current density, resistance and inductance were taken as
10%, 15% and 15% respectively. The local 3σ variations on
Josephson junction area, resistance and inductance were taken
as 10%. The untrimmed circuit yield for 50 Monte Carlo cycles
at 10 GHz was calculated as 84%. With input trim the yield
improved to 94%.
The amplifier was fabricated using the 1 kA/cm  HYPRES2
process [8]. The unaveraged measured performance of the
amplifier is shown in Fig. 3 at a frequency of 5 GHz. The input
was generated by a pseudo-random bit sequence generator and
applied directly to the input of the amplifier.
Figure 3 Measured performance of 6 SQUID stack with multiple
drivers at 5 GHz. The measured data is unaveraged.
Th  measured eye diagram of the 6 SQUID stack amplifier 
is shown in Fig. 4. The diagram was measured at 5 GHz. It is
quite clear from the very clean eye diagram that the bit error rate
is very low. It is estimated to be less than 10 .-6
   
Figure 4 Eye diagram of 6 SQUID stack amplifier with multiple
drivers at 5 GHz.
The amplifier as also tested at 10 GHz with a pseudo-
random bit sequence input. The averaged measured
performance of the amplifier is shown in Fig. 5. The low output
voltage is due to flux trapping and also the bad frequency
response of the probe. 
A subsequent 10 GHz measurement was taken fter flux
trapping was eliminated. The output voltage was measured as 4
mV, which is acceptable considering the notable attenuation of
the probe at this frequency.  At 1 GHz the output voltage was
measured as 5 mV, which corresponds well with the nominal
value.
(b)
Figure 4.33: Measured performance of 6 SQUID stack with multiple drivers at 5 GHz. (a)
Unaveraged output voltage. (b) Eye diagram. From [62].
which corresponded well with the nominal value.
In order to eliminate the need for COSL OR gates to drive the one-junction SQUIDs of the
mentioned amplifier configuration, an alternative input driver scheme was implemented,
where only one driver was used to feed all two-junction SQUIDs in the stack. The circuit
diagram of such a configuration is shown in Figure 4.35, where a stack of 4 two-junction
SQUIDs was used. Monte Carlo yield analyses were done on the circuit, and the untrimmed
yield was calculated as 86%, with the same global parameter deviations that were used for
the optimization of the COSL gates, and with 10% local variations. With input trimming the
yield improved to 96%.The nominal output voltage at 10 GHz was determined by simula-
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Figure 4.34: Measured probe attenuation as a function of data frequency. From [62].
tions as 4.7 mV.
In order to optimize the frequency performance of the amplifier, the 2.5 kA/cm2 HYPRES
process was used to fabricate the circuit. The one-junction SQUID driver was layed out to
ensure that each inductance branch, feeding the two-junction SQUIDs in the stack, had the
same inductance, including parasitic inductances, as shown in Figure 4.36(a).
The measured performance of this design was very unsatisfactory. It was suspected that
the parasitic inductance in the inductance branches of the one-junction SQUID driver was
the reason for the non-functionality of the amplifiers.
In a subsequent design, also using the 2.5 kA/cm2 HYPRES process, the layout was
changed to minimize the parasitic inductances, as is shown in Figure 4.36(b). The averaged
measured performance of the stack amplifier is shown in Figure 4.37, at a clock frequency of
5 GHz. The input voltage was generated by a pseudo-random bit sequence generator. The
relatively large input voltage was sent through a resistive 50 Ω to 5 Ω matching network.
The output voltage, with the probe attenuation taken into account, was more than 4 mV. It
was observed that the amplifier did misfire occasionally.
It was evident from the measurements that parasitic inductances inherent to the layout
had a marked influence on the performance of the amplifier circuits, and that knowledge
of these parasitic components, and incorporation of the parasitics into the yield prediction
computer models, were crucial in the realistic prediction of circuit performance, especially
at high frequencies.
To further explore the effect of parasitic components due to non-optimum circuit layout
practices, it was decided to optimize the layout of the 4 SQUID stack with a single driver, by
paying special attention to the elimination of parasitic inductance and the minimization of
electromagnetic field concentrations. The parasitic inductances were minimized by folding
the stacked two-junction SQUIDs in a horseshoe pattern [63]. This ensured equal parasitic
inductance in each of the four inductive branches. The parasitic inductance in each branch
was calculated by SLINE [64] as approximately 0.7 pF, which gave a noticeable improvement
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Figure 5   Measured response of 6 SQUID stack amplifier with
multiple drivers at 10 GHz. The measured data is averaged.
III.  COSL STACK WITH A SINGLE DRIVER
In order to eliminate the need for COSL OR gates to drive
the one-junction SQUID's of the mentioned amplifier
configuration, an alternative input driver scheme was
implemented, where only one driver was used to feed all two-
junction SQUID's in the stack. The circuit diagram of such a
configuration is shown in Fig. 6, where a stack of 4 two-junction
SQUID's is used. The  nominal output voltage at 10 GHz was
determined by simulations as 4.7 mV.
Figure 6  Circuit diagram of a 4 SQUID COSL stack amplifier with a
single one-junction SQUID driver.
It was decided to use the  2.5 kA/cm  HYPRES process for2
this configuration to decrease capacitances, and thus increase
the potential operating frequency of the circuit. Monte Carlo
yield analyses were done with the same parameter deviations
that were used for the multiple driver configuration. The non-
trimmed yield was calculated as 86% for local parameter
deviations of 10%. With input trimming the yield improved to
96%.
The one-junction SQUID driver  was layed out to ensure that
each inductance branch, feeding the two-junction SQUID's in
the stack, had the same inductance, including parasitic
inductances. The measured performance of this design was very
unsatisfactory. It was suspected that the parasitic inductance in
the inductance branches of the one-junction SQUID driver was
the reason for the non-functionality of the amplifiers.
In a subsequent design, also using the 2.5 kA/cm  HYPRES2
process, the layout was changed to minimize the parasitic
inductances.
In Fig. 7 the averaged measured performance of the stack
amplifier is shown at a frequency of 5 GHz. The input voltage
is generated by a pseudo-random bit sequence generator. The
relatively large input voltage is sent through a resistive 50 Ω to
5 Ω matching network. The output voltage, when the probe
attenuation is taken into account, is more than 4 mV. It was
observed that the amplifier did misfire occasionally.
   
Figure 7  Measured response of 4 SQUID stack amplifier with a
single input driver at a clock frequency of 5 GHz. The measured
data is averaged.
It is clear from the measured results that the parasitic
inductance has a marked influence on the performance of the
amplifier circuits. We believe that the performance of both stack
configurations can be substantially improved when an optimum
layout is used, where parasitic inductances are kept to a
minimum.
IV.  YIELD PREDICTIONS BASED ON LAYOUT
The simulated circuit performance of the stack amplifiers was
based on a lumped element approximation of the circuits. In the
Monte Carlo analyses, these lumped element values were
statistically varied around their nominal values. These
simulations did not include any parasitic effects and could also
Figure 4.35: Circuit diagram of a 4 SQUID COSL stack amplifier with a single one-junction
SQUID driver. From [62].
when compared to the values for the previous layouts. Electromagnetic field concentrations
were minimized by making all structures with rounded corners. A portion of the layout is
shown in Figure 4.38. The rounded Josephson junctions and resistor structures are notice-
able.
The untrimmed yield of the new layout, including the parasitic inductances, was calcu-
lated as 92% for 50 Monte Carlo cycles. The yield increased to 98% with input trim. This
was a vast improvement in yield when compared to the other layouts.
The 1 kA/cm2 HYPRES process was used to implement the stack amplifier. The per-
formance of the amplifier was tested at 2 GHz, 5 GHz and 10 GHz. The input voltage was
generated by a pseudo-random bit sequence generator. The measured non-averaged out-
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(a) (b)
Figure 4.36: Two different layout approaches for the inductive portion of the driver circuit,
where (a) the inductances are made equal, and (b) attempts were made to minimize the total
parasitic inductances. Only portions of the respective layouts are shown. From [62].
 
Figure 5   Measured response of 6 SQUID stack amplifier with
multiple drivers at 10 GHz. The measured data is averaged.
III.  COSL STACK WITH A SINGLE DRIVER
In order to eliminate the need for COSL OR gates to drive
the one-junction SQUID's of the mentioned amplifier
configuration, an alternative input driver scheme was
implemented, where only one driver was used to feed all two-
junction SQUID's in the stack. The circuit diagram of such a
configuration is shown in Fig. 6, where a stack of 4 two-junction
SQUID's is used. The  nominal output voltage at 10 GHz was
determined by simulations as 4.7 mV.
Figure 6  Circuit diagram of a 4 SQUID COSL stack amplifier with a
single one-junction SQUID driver.
It was decided to use the  2.5 kA/cm  HYPRES process for2
this configuration to decrease capacitances, and thus increase
the potential operating frequency of the circuit. Monte Carlo
yield analyses were done with the same parameter deviations
that were used for the multiple driver configuration. The non-
trimmed yield was calculated as 86% for local parameter
deviations of 10%. With input trimming the yield improved to
96%.
The one-junction SQUID driver  was layed out to ensure that
each inductance branch, feeding the two-junction SQUID's in
the stack, had the same inductance, including parasitic
inductances. The measured performance of this design was very
unsatisfactory. It was suspected that the parasitic inductance in
the inductance branches of the one-junction SQUID driver was
the reason for the non-functionality of the amplifiers.
In a subsequent design, also using the 2.5 kA/cm  HYPRES2
process, the layout was changed to minimize the parasitic
inductances.
In Fig. 7 the averaged measured performance of the stack
amplifier is shown at a frequency of 5 GHz. The input voltage
is generated by a pseudo-random bit sequence generator. The
relatively large input voltage is sent through a resistive 50 Ω to
5 Ω matching network. The output voltage, when the probe
attenuation is taken into account, is more than 4 mV. It as
observed that the amplifier did misfire occasionally.
   
Figure 7  Measured response of 4 SQUID stack amplifier with a
single input driver at a clock frequency of 5 GHz. The measured
data is averaged.
It is clear from the measured results that the parasitic
inductance has a marked influence on the performance of the
amplifier circuits. We believe that the performance of both stack
configurations can be substantially improved when an optimum
layout is used, where parasitic inductances are kept to a
minimum.
IV.  YIELD PREDICTIONS BASED ON LAYOUT
The simulated circuit performance of the stack amplifiers was
based on a lumped element approximation of the circuits. In the
Monte Carlo analyses, these lumped element values were
statistically varied around their nominal values. These
simulations did not include any parasitic effects and could also
Figure 4.37: Measured response of 4 SQUID COSL stack amplifier with a single input driver,
optimized to minimize parasitic inductances, at a clock frequency of 5 GHz. The measured
data was averaged. From [62].
put data and the eye-pattern are shown in Figure 4.39, for a clock frequency of 2 GHz. The
output voltage was measured as 3.2 mV, with a bit-error rate (BER) much less than 5× 10−11.
In Figure 4.40 the mea ured non-aver ged outp t data and th eye-pattern are shown at
a clock frequency of 5 GHz. The measured BER was 2× 10−9.
In Figure 4.41 the measured averaged output data is shown at 10 GHz. The output
voltage was significantly attenuated by the measurement probe.
The measured results [62, 63] clearly suggested that parasitic components due to non-
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Figure 4.38: Optimized horseshoe architecture of 4 SQUID COSL stack amplifier. Rounded
structures are used to minimize local electromagnetic field concentrations. From [63].
optimum layouts and process deviations had to be incorporated into the circuit models for
accurate performance predictions, especially at frequencies higher than 5 GHz. The mea-
surements also showed that the upper frequency limit for COSL circuits was around 10
GHz. Some of the insights only dawned on us after long and extended discussions with
collaborators and friends, as shown in Figure 4.42.
Horseshoe Architecture: 2 
GHz Experimental data
Averaged output: 3 mV off-chip Amplified no-average data
No misfires!
Input
Output
Input
Output
1 kA/cm2 HYPRES Process
(a)
Horseshoe Architecture:
2 GHz Eye Pattern
PRBS data: no average Eye Pattern
20 sec persist with no errors observed BER << 5 x 10-11
Input
Output
Input
Output
(b)
Figure 4.39: Measured response of 4 SQUID COSL stack amplifier with an optimized horse-
shoe architecture at a 2 GHz clock frequency. (a) Non-averaged output voltage versus input
voltage. (b) Eye-pattern. From [63].
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Horseshoe Architecture:
5 GHz Eye Pattern
PRBS data: no average Eye Pattern
BER measured with the HP BERT: 2 x 10-9
Input
Output
Input
Output
(a)
Hor eshoe Architecture:
5 GHz Eye Pattern
PRBS data: no average Eye Pattern
BER measured with the HP BERT: 2 x 10-9
Input
Output
Input
Output
(b)
Figure 4.40: Measured response of 4 SQUID COSL stack amplifier with an optimized horse-
shoe architecture at a 5 GHz clock frequency. (a) Non-averaged output voltage versus input
voltage. (b) Eye-pattern. From [63].
Hor eshoe Architecture: 
10 GHz Experimental Data
Input
Output
Probe attenuation 
reduces the output 
amplitude significantly
Average PRBS data
Figure 4.41: Measured averaged response of 4 SQUID COSL stack amplifier with an opti-
mized horseshoe architecture at a 10 GHz clock frequency. From [63].
4.2 Summary
In this chapter my sabbatical year at UC Berkeley was described and also the subsequent
collaboration with Prof Van Duzer’s group, which actively continued until 1999.
During this period the new COSL voltage-state logic family was proposed [50, 52], and
then the (for us very exciting) progress with regard to switching speed was reported [53,
54, 55]. A new approach to predict circuit yield was used to optimize the COSL family and
also more complex circuit implementations [56]. The COSL family was successfully demon-
strated at GHz frequencies for more complex circuits, such as a 2-bit encoder circuit for a
flash analog-to-digital convereter [56] and a 4-bit pseudo-random bit sequence generator
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(a) (b)
Figure 4.42: Technical discussions in Berkeley with (a) Mark Jeffery, and (b) Kazuo Saito of
Hitachi, Japan.
(PRBSG) [59]. The last collaborative research was focused on the design and implementa-
tion of on-chip amplifiers to interface with 50 Ω room temperature instrumentation at GHz
frequencies [62, 63].
Our work on on-chip interface amplifiers was important in the sense that it made us
acutely aware of the pitfalls of non-optimum layout practices and the requirement that a
knowledge of the parasitic components due to layout was very important for the accurate
prediction of circuit performance. Back at Stellenbosch University, this influenced my re-
search focus to quite a degree.
The Berkeley relationship had a marked influence on my career and I was indeed pri-
vileged to rub shoulders with Prof Ted Van Duzer, one of the all-time greats in supercon-
ductivity research – a remarkable and humble man indeed. The very close collaboration
with Mark Jeffery was also very stimulating and productive, and proof that a physicist and
engineer could actually be a good combination.
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When I left Berkeley at the end of 1995 there were a number of research activities that were
still in process, such as the high-frequency measurements on COSL gates. We also planned
for continued collaboration on COSL circuit applications, such as encoding circuits and in-
terface amplifiers. The collaboration continued until 1999, when Mark Jeffery left the re-
search group at UC Berkeley to take up a position at the Kellogg School of Management in
Evanston, Illinois. The contributions of the five year collaborative effort were discussed in
Chapter 4.
Back at Stellenbosch research continued on the application of COSL circuits, but in com-
bination with Rapid Single Flux Quantum (RSFQ) circuits. Circuit applications included
analog-to-digital converter building blocks and also programmable logic circuits. It was
also decided to explore the possibilities of high-Tc circuit fabrication.
Our planned research, to a large extent, was informed by the lessons that we have learnt
with regard to the pitfalls of non-optimum layout practices and the resulting influence of
parasitics on the performance of circuits.
5.1 Yield prediction based on circuit layout
The measured results of the COSL stack amplifiers [62, 63] clearly emphasized that the per-
formance of a circuit could only be accurately predicted when the effect of parasitics was
included in the yield prediction model.
In order to quantify the effect of the fabrication process on the performance of a device, a
procedure was implemented in SPICE to calculate circuit yield using Monte Carlo analyses
[65]. The global and local parameter variations of lumped components were extracted from
the tolerances of the fabrication process.
To calculate inductance values based on circuit layout, the precomputed transmission
line model of HSPICE [66] was used. The global (chip-to-chip) variations were incorporated
by the layer thickness variations of the HYPRES fabrication process as specified in the de-
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sign rules [67]. The local (on-chip) variations were taken as the inaccuracies in the mask
dimensions. The mask offset values were also incorporated into the model. The parameter
variations were thus included in the transmission line model as
h⇒ h± δhglobal , (5.1.1)
tlayer ⇒ tlayer ± δtlayer(global), (5.1.2)
w⇒ w− wbias ± δwlocal , (5.1.3)
where h is the insulator thickness, tlayer is the layer thickness and w the width of the trans-
mission line, as defined by the mask, and wbias the mask offset value. The accuracy of the
model was determined by comparing the inductance per unit length values for the M1, M2
and M3 layers of the HYPRES process with values that were obtained by SLINE [64]. The
maximum error values for the M1, M2 and M3 layers were 1.3%, 2.1% and 3.2%, respectively.
The resistor structure shown in Figure 5.1 defines the length (`), width (w) and thickness
(h) of the resistor.
346 
The precomputed model in HSPICE is very convenient to 
model the superconducting microstrip transmission line, as it 
only requires the per unit length values of the inductance, 
capacitance, and series and shunt resistance. The inductance 
and capacitance values are given by (4) and (5) respectively. 
For a superconductor the series and shunt resistance is taken as 
zero and infinity, respectively. Global (chip-to-chip) parameter 
variations were incorporated into the model by inclusion of a 
statistical layer thickness variation parameter. The maximum 
thickness variations are supplied in the HYPRES design rules 
[4]. The local (on-chip) parameter variations were taken as the 
changes due to inaccuracies in mask dimensions. The mask 
offset values and deviations, as specified by the HYP ES 
design rules, were also incorporated into the transmission line 
model. These variations are included into the transmission line 
model by the following substitutions: 
3 h f sh,/ob,, 
t/oyer 3 ‘layer ’ “/uyer(g/o,/) (6)  
wJ - w6ius -k 6w/ocd * 
The accuracy of the HSPICE model was verified by 
comparing the values of Z, L,  and C,, with values obtained by 
SLINE [7] for the three superconductor layers M I ,  M2 and M3 
as is found in the HYPRES fabrication process. Only the 
nominal parameter values of the transmission lines were tested 
form 
(7) 
where L,, and L,, are the inductances per unit length of the first 
and second transmission line respectively, and L,,=L,, the 
mutual inductance per unit length between the two 
transmission lines. 
The capacitance matrix (Maxwellian format) is derived from 
the inductance matrix as 
HSPICE uses the Maxwellian formulation to specify 
capacitances in the superior W-model for transmission lines. 
Due to the fact that the dimensions of a coupled line 
structure and layer thicknesses cannot be used as direct input 
for HSPICE, as is the case with the single transmission line 
models, the global and local parameter variations cannot be 
linked directly to these variations for a coupled line structure. 
It is thus necessary to define global and local inductance 
spreads as 3a percentage variations around the nominal values, 
as specified in the inductance matrix. The inductance variations 
are incorporated in the inductance matrix, as specified in (7), 
by the substitution 
and no parameter variations were thus specified. It was found L a  ’ 6Lgloha/ ’ 6L/ocu/ * (10) 
that the factor k9 as is specified in (2), had to be For the coupled transmission lines, the global 30 variations changed slightly for the three different metal layers to obtain 
optimum accuracy. The transmission line parameters of the 
three superconducting layers are given in Table 1. The 
optimum value for the scaling factor k is also given for the 
three layers. The London penetration depth is taken as 0.09 
pm for both the ground plane and the transmission line layers. 
The relative dielectric constant of the Si02 insulation layers are 
taken as 3.9. All the layers were tested for transmission line 
widths ranging from 2 pm (the minimum allowable line width 
in the HYPRES fabrication process) to 20 pm. 
are specified as 15% and the local variations as 
111. RESISTOR MODEL 
The structure o f a  resistor is shown in Fig, 2. 
LzzF TABLE 1 TRANSMISSION LINE PARAMETERS w- 
Layer h t, t,l k Fia.2. Cross-section of a resistor. 
MI 0.15 0. I 0.2 4 
MZ 0.35 0.1 0.3 3.52 
The values of the inductance per unit length (Le) obtained by 
the HSPICE model were compared with those obtained by 
SLINE for the three superconducting layers MI, M2 and M3. 
The maximum error values for M,, M, and M3 are *1.3%, 
rt2.1% and k3.2% respectively. 
Coupled transmission lines are also modeled with the 
precomputed model. For this case the inductance and 
capacitance matrices of the coupled lines are required by 
HSPICE. The are no formulas to calculate these matrix values. 
The program INDUCT [7] is used to calculate the inductance 
matrix. For two coupled lines the inductance matrix is of the 
The resistance of the resistor is expressed as 
where p is the resistivity, and Rshee, the sheet resistance (Q/U) 
of the material. 
Changes in the sheet resistance can be ascribed to variations 
in layer thickness (global variations), while changes in the 
length and width of the resistor are due to variations in mask 
dimensions (local variations). 
The complete HSPICE resistor model is thus given by 
where the contact resistance (Rconlecl) depends on the size of the 
via. The global variation idskee,  is defined in the HYPRES 
Figure 5.1: Cross-section of a resistor. From [65]
The resistance is expressed as
R = ρ
`
A
=
ρ
h
.
`
w
= Rsheet
`
w
(5.1.4)
where ρ is the resistivity and Rsheet the sheet resistance (Ω/) of the material.
Changes in the sheet resistance can be attributed to variations is layer thickness (global
variations) and local variations to changes in the length and width of the resistor, due to
variations in mask dimensions. The HSPICE resistor model could thus be described as
R = [Rsheet ± δRsheet(global)]
`± δ`local
w± wlocal + 2Rcontact (5.1.5)
where Rcontact is the contact resistance, and depends on the size of the via. The global vari-
ations in Rsheet was defined in the HYPRES design rules as ±20%, while the uncertainty in
the masks dimensions was specified as ± 0.5 µm.
In the HSPICE model of the Josephson junction the critical current density (Jc) and the
area of the junction are defined. Changes in Jc can be attributed to changes in the thickness
of the insulation layer and is thus defined as a global variation. Changes in the area, on the
other hand, are attributed to inaccuracies in mask dimensions, and are thus seen as local
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variations. These variations were incorporated into the expression of the Josephson current
as
iJ = JcA sin(ϕ) = [Jc ± δJc(global)](`± δ`local)(w± wlocal) sin(ϕ) (5.1.6)
where A is the area of the Josephson junction, ` the length and w the width of the junction,
and ϕ the gauge invariant phase difference.
HYPRES specified a changing mask-to-wafer offset bias between 3 µm and 6 µm, with
zero offset for dimensions larger than 6 µm. The offset bias was approximated as a linear
data fit by
`wa f er = 1.12`mask − 0.72 (5.1.7)
where ` represented either a length or width dimension.
The global variation in Jc was specified in the HYPRES design rules as ±15%, while the
local deviations on the mask were specified as ±0.25 µm.
In order to test the usefulness of the layout based models, two layouts of a COSL stack
amplifier [62] were analyzed, and compared to the yield of the ideal lumped element circuit.
For the ideal lumped element stack amplifier, the 3σ global variations of the critical cur-
rent, resistance and inductance were taken as 10%, 15% and 15% respectively. The 3σ local
variations of the Josephson junction area, resistance and inductance were all taken as 10%.
The untrimmed yield of the stack amplifier at 10 GHz was then calculated as 94%, and the
trimmed yield as 100%. In order to compare apples with apples, a circuit layout was done
with the 2.5 kA/cm2 HYPRES process, with all the global and local variations set to zero. All
the nominal parameter values were thus defined by the fabrication process. The untrimmed
yield was calculated as 88% and the trimmed yield as 90%.
The circuit yield of two layouts of the stack amplifier (Figure 4.36) [62] were then ana-
lyzed with the layout based approach. For the first layout the untrimmed and trimmed yield
were calculated as 4%, while for the second layout the respective yield values were calcu-
lated as 84% and 76%. These values were thus in line with actual measurements, where
the amplifier with the first layout did not function at all, and the amplifier with the second
layout did function at 5 GHz, but with occasional misfires.
5.2 Circuit optimization utilizing genetic algorithms
In the period from 1999 to 2002 I supervised two students on research topics that did in-
fluence the direction of our research effort quite significantly. Coenrad Fourie looked at
the implementation of a Sigma-Delta analog-to-digital converter using hybrid (RSFQ and
COSL) digital logic [68] and Peter Gross investigated the implementation of superconduct-
ing FPGAs [69, 70]. The level of integration of the circuits, as well as the non-standard imple-
mentation of some logic functions, suddenly made cell optimization and circuit extraction
tools important aspects of circuit design.
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The COSL gate family was optimized manually by tweaking component values by hand
until the Monte Carlo analysis peaked at certain yield value [50, 56]. This was a very tedious
process and also did not guarantee that the circuit parameters were indeed optimum. In or-
der to alleviate the problem, a procedure was proposed where the yield of superconducting
circuits can be optimized by using genetic algorithms [71, 72].
The parent generation was defined as the initial nominal circuit parameters, and the first
generation by random variations of the nominal circuit. This generation was then evaluated
for fitness to reproduce. A fitness value was assigned to every component, and depending
on the fitness value the components were allowed to reproduce. The fitness value was the
circuit yield, as obtained from a Monte Carlo analysis. This process was allowed to go on
until a required fitness value (yield) was obtained. A custom code was written to execute the
genetic algorithm and interface with WRSPICE [64], which was used to generate the fitness
values (circuit yield).
The optimization process was applied to two circuits, a novel RSFQ DC-resettable latch
and a COSL set-reset flip-flop, as shown in Figure 5.2.
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Fig. 1. Graphic representation of the genetic optimization process. Only two
paired individuals are shown after reproduction. Element values contain no
multiplier suffixes, and in the example each individual has two resistors, two
inductances and two Josephson junction critical current values.
tion is assigned a fitness value. Fitness is calculated from a cost
function, and models the probability of survival and reproduc-
tion of the individual. New generations are created from their
ancestors by randomly copying individuals to the new popula-
tion according to their probability of procreation.
Theoretical yield, calculated through a Monte Carlo analysis,
is used as an indication of circuit fitness [6]. Since the element
variations in such a simulation are based on the manufacturing
tolerances of a particular process, circuits are optimized directly
for that process. Our designs are applicable to the HYPRES
3-micrometer fabrication process [10], for which we model the
tolerances as Gaussian distributions with the following global
variations : 10% for junction area, 15% for resistance and
10% for inductance. Local variations are taken as: 10% for
junction area, 10% for resistance and 15% for inductance.
Circuit yield is always specified as a percentage, but when
used directly as a fitness value, this can lead to insufficient dif-
ferentiation when the yield distribution for all circuits in a pop-
ulation lies between, for instance, 50% and 70%. Instead, an
adapted scale is utilized, whereby the circuit with the lowest
yield is assigned a fitness of 0, while the highest yield is trans-
lated to a fitness of 1. All other yield values are translated to fit-
ness values between 0 and 1, according to a linear or quadratic
function—a parameter set before optimization. The resulting
probability distribution function is then normalized to integrate
to 1, and used for offspring selection as previously discussed. It
is clear that the weakest individual in a generation is guaranteed
to die off, but that the strongest individual does not necessarily
survive.
Critical margin analysis is often used as a figure of merit
for superconducting circuits and their optimization [1]–[3], and
could also function as a fitness indicator. However, this tech-
nique does not give a direct measurement of the circuit’s yield,
and gives a poor resolution when the circuit yield is very low.
The use of a Monte Carlo yield analysis as a preferred method
to a margin analysis makes practical sense, especially since the
native support of the Josephson junction and Monte Carlo anal-
ysis in WRSpice [11] makes such simulations very fast.
Fig. 2. Simplified schematic circuit diagrams for (a) novel RSFQ dc-resettable
latch and (b) novel COSL set-reset flip-flop. Parasitics, damping resistors and
input-output matching elements are omitted.
Fig. 3. Genetic optimization results for a novel RSFQ dc-resettable latch.
Vertical lines represent Monte Carlo uncertainty ranges, and dashed lines
correspond to improvements made through manual element tweaks. The
number of generations per genetic optimization sequence is also indicated.
Starting yield was 22.3 9.8%, and the best result of the final sequence was
97.7 1.2%.
IV. RSFQ DC-RESETTABLE LATCH EXAMPLE
The genetic optimizer was first tested on a novel RSFQ dc-re-
settable latch [Fig. 2(a)], where 32 elements, excluding damping
resistors or any parasitics, were optimized. The first functional
circuit model had a theoretical yield of only 22.3 9.8%. The
optimization parameters were: population size , muta-
tion probability , mutation distribution , fit-
ness evaluation quadratic, Monte Carlo runs . Junction
damping resistors were automatically adjusted after every junc-
tion area alteration in order to set their Stewart–McCumber pa-
rameters equal to 1 [1].
Fig. 3 shows the results of four genetic optimization runs, as
well as the number of generations for each run. The dashed lines
represent manual adjustments made to the latch between opti-
mization stages (doubling of one inductance, reducing another
inductance by 40%, and adding a Josephson transmission line
for current amplification). The optimizer eventually delivered a
circuit with a yield of 97.7 1.2% [12].
V. RANDOM OPTIMIZATION
Genetic algorithms work for circuit optimization, and our re-
sults confirm this. Yet, in order to know if it is worthwhile to use
them for circuit optimization, we have to compare the results to
(a)
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Fig. 1. Graphic representation of the genetic optimization process. Only two
paired individuals are shown after reproduction. Element values contain no
multiplier suffixes, and in the example each individual has two resistors, two
inductances and two Josephson junction critical current values.
tion is assigned a fitness value. Fitness is calculated from a cost
function, and models the probability of survival and reproduc-
tion of the individual. New generations are created from their
ancestors by randomly copying individuals to the new popula-
tion according to their probability of procreation.
Theoretical yield, calculated through a Monte Carlo analysis,
is used as an indication of circuit fitness [6]. Since the element
variations in such a simulation are based on the manufacturing
tolera ces of a particular process, circuits are optimized directly
for that process. Our designs are applicable to the HYPRES
3-micrometer f brication process [10], for which we model the
tolerances as Gaussian distributions with the following global
variations : 10% for junction area, 15% for resistance and
10% for inductance. Local variations are taken as: 10% for
junction area, 10% for resistance and 15% for inductance.
Circuit yield is always specified as a percentage, but when
used directly as a fitness value, this can lead to insufficient dif-
ferentiation when the yield distribution for all circuits in a pop-
ulation lies between, for instance, 50% and 70%. Instead, an
adapted scale is utilized, whereby the circuit with the lowest
yield is assigned a fitness of 0, while the highest yield is trans-
lated to a fitness of 1. All other yield values are translated to fit-
ness values between 0 and 1, according to a linear or quadratic
function—a parameter set before optimization. The resulting
probability distribution function is then no malized to integrate
to 1, and used for offspring selection as previously discussed. It
is clear that the weakest individual in a generation is guaranteed
to die off, but that the strongest individual does not necessarily
survive.
Critical margin analysis is often used as a figure of merit
for superconducting circuits and their optimization [1]–[3], and
could also function as a fitness indicator. However, this tech-
nique does not give a direct measurement of the circuit’s yield,
and gives a poor resolution when the circuit yield is very low.
The use of a Monte Carlo yield analysis as a preferred method
t a margi analysis makes practical sense, especially since the
native support of the Josephson ju ction and Monte Carlo anal-
ysis in WRSpice [11] makes such simulat ons very fast.
Fig. 2. Simplified schematic circuit diagrams for (a) novel RSFQ dc-resettable
latch and (b) novel COSL set-reset flip-flop. Parasitics, damping resistors and
input-output matching elements are omitted.
Fig. 3. Genetic optimization results for a novel RSFQ dc-resettable latch.
Vertical lines represent Monte Carlo uncertainty ranges, and dashed lines
correspond to improvements made through manual element tweaks. The
number of generations per genetic optimization sequence is also indicated.
Starting yield was 22.3 9.8%, and the best result of the final sequence was
97.7 1.2%.
IV. RSFQ DC-RESETTABLE LATCH EXAMPLE
The genetic optimizer was first tested on a novel RSFQ dc-re-
settable latch [Fig. 2(a)], where 32 elements, excluding damping
resistors or any parasitics, were optimized. The first functional
circuit model had a theoretical yield of only 22.3 9.8%. The
optimization parameters were: population size , muta-
tion probability , mutation distribution , fit-
ness evaluation quadratic, Monte Carlo runs . Junction
damping resistors were automatically adjusted after every junc-
tion area alteration in order to set their Stewart–McCumber pa-
rameters equal to 1 [1].
Fig. 3 shows the results of four genetic optimization runs, as
well as the number of generations for each run. The dashed lines
represent manual adjustments made to the latch between opti-
mization stages (doubling of one inductance, reducing another
inductance by 40%, and adding a Josephson transmission line
for current amplification). The optimizer eventually delivered a
circuit with a yield of 97.7 1.2% [12].
V. RANDOM OPTIMIZATION
Genetic algorithms work for circuit optimization, and our re-
sults confirm this. Yet, in order to know if it is worthwhile to use
them for circuit optimization, we have to compare the results to
(b)
Figure 5.2: Simplified schematic circuit diagram for (a) a novel RSFQ DC-resettable latch,
and (b) COSL set-reset flip-flop. Parasiti s, damping resistors a d input-output matching
elements were omitted. From [71].
For the novel RSFQ DC-resettable latch the first functional circuit had a yield of 22.3%.
The genetic algorithm eventually reached a yield of 97.7%. The original yield of the COSL
set-reset flip-flop was calculated as 33.1%, which increased to 86.2% after optimization with
the genetic algorithm.
5.3 Advanced circuit component extraction and yield analysis
Even though some progress was reported with regard to the extraction of circuit compo-
nents from the actual circuit layout [65], the implementation was far from optimal. One of
the restrictions was that the implementation was done in HSPICE, which did not have a
unique model for the Josephson junction. Another complication was that the model could
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not extract three-dimensional parasitics, such as the contribution of vias to inductance and
resistance.
Due to the important role that inductance plays in the operation and reliability of COSL
and RSFQ circuits, an important part of Coenrad Fourie’s PhD research was directed at re-
liable three-dimensional extraction of inductance from circuit layouts [73]. In large circuits,
inductance values were normally estimated by two-dimensional tools, such as SLINE [64],
which rendered a per length inductance value. For corner segments, the inductance values
were approximated by calculation of an effective length, as is shown in Figure 5.3, and then
multiplying that with the per length inductance. This technique gives acceptable results for
conductors on the same layers, but fail to predict the inductance of common structures such
as vias, tees and Josephson junctions.
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Abstract—Several programs exist that calculate inductance in
line structures. Some can even handle corners and holes in the
ground plane. However, real structures in superconducting elec-
tronics are often more complex, and more elaborate techniques
are needed to provide a reliable estimate of inductance, especially
over very short intra-gate distances. A technique implementedwith
a modified version of FastHenry is discussed, whereby any inter-
junction inductance in RSFQ circuits, in the vicinity of complex
three-dimensional structures, junction cover pads and damping re-
sistors, can be estimated. Placement of the reflection plane for the
method of images is also discussed, together with the effect of seg-
mentation size, and various results presented.
Index Terms—FastHenry, finite segment method, inductance
calculation, method of images, superconducting circuits, thin film
superconductor.
I. INTRODUCTION
I NDUCTANCE is a property that is hard to calculate andeven harder to estimate; yet it is very important in Rapid
Single Flux Quantum (RSFQ) circuits [1]. For the layout of
sensitive circuits, especially when manufacturing tolerances are
large, the uncertainty in the inductance of conducting structures
should be minimal.
For the layout of large circuits, inductance is often estimated
from a two-dimensional algorithm [2]. Corner inductance is ap-
proximated by multiplying the diagonal between the centers of
incoming lines, called the effective path length (Fig. 1), with the
per length inductance of the line. However, this is problematic
when the corner is not square and the per length inductances of
the two arms differ. Two-dimensional techniques are also un-
able to predict the inductance of common structures like vias,
tees, Josephson junctions and double-cornered lines with short
arms.
A scheme for inductance calculation in complex thin film
su+perconducting structures has been discussed [3]. Guan et al.
used a modified version of FastHenry [4], a program that allows
the numerical extraction of inductance for discretized structures.
Tables were generated that list the per square inductance of sev-
eral line structures with corners, tees and vias. These tables were
then used to calculate the inductance of real layout structures.
However, in the tightly packed interiors of logic circuits, the
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Fig. 1. Effective path length for the two-dimensional estimation of the effect
of a corner on the inductance of a thin film conductor.
Fig. 2. The basic structures used to construct complex three-dimensional
models are (a) the transmission line, (b) the connection strip and (c) a via
mounted on a pad. Dots on the connection strip show the location of nodes.
close proximity of other conducting structures can influence in-
ductance. Conductors may also consist of several closely spaced
corners or vias.
This paper discusses a technique used to generate finely
segmented full three-dimensional models of complex circuit
structures for input into FastHenry. Various results are also
presented.
II. MODEL CONSTRUCTION
We use a version of FastHenry with superconductor sup-
port [5] for all inductance calculations. For superconducting
elements, a penetration depth is specified. Normal conductors,
like resistors, are given a conductance value.
We have developed routines that compose segmented struc-
tures for common rectangular objects, such as lines, vias, uni-
form corner or tee-in pads, pads with nodes arranged for con-
nection to vias, and connection strips. The most commonly used
structures are shown in Fig. 2. In order to allow current flow in
a three-dimensional model, each structure is constituted from
many small elements. The elements carry current in only one di-
rection, so that horizontal structures such as lines and pads have
close-fitting elements in the and directions. Vias have ele-
ments in all three Cartesian directions to allow current flow be-
tween layers. Connection strips are the only structures allowed
to have elements in directions other than the Cartesian axes,
since they can be used to connect conductors on different levels.
Vias are hollow, with their vertical edge segments as thick as
1051-8223/03$17.00 © 2003 IEEE
Figure 5.3: Effective path length for the two-dimensional approx mation of the effect of a
corner on the inducta ce of a thin film conductor. From [74].
To obtain accurate extracted inductance values of complex three-dimensional structures,
a technique was developed to generate finely meshed three-dimensional models of complex
structures [74] for input into a version of FastHenry that was adapted for superconductors
[75]. FastHenry is an open source software package [64], and has the capability to calculate
inductance from the actual layout of a structure.
Routines were developed that constructed segmented structures for common rectangu-
lar objects, such as lines, vias, uniform corner or tee-in pads, pads with nodes arranged for
connection to vias, and connecti strips. Examples of the most commo ly used structures
are shown in Figure 5.4.
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Single Flux Quantum (RSFQ) circuits [1]. For the layout of
sensitive circuits, especially when manufacturing tolerances are
large, the uncertainty in the inductance of condu i g stru tur s
should be minimal.
For the layout of large circuits, inductance is often estimated
from a two-dimensional algorithm [2]. Corner inductance is ap-
proximated by multiplying the diagonal between the centers of
incoming lines, called the effective path length (Fig. 1), with th
per length inductance of the line. However, this is problematic
when the corner is not square and the per length inductances of
the two arms differ. Two-dimensional techniques are also un-
able to predict the inductance of common structures like vias,
tees, Josephson junctions and double-cornered lines with short
arms.
A scheme for inductance calculation in complex thin film
su+perconducting structures has been discussed [3]. Guan et al.
used a modified version of FastHenry [4], a program that allows
the numerical extraction of inductance for discretized structures.
Tables were generated that list the per square inductance of sev-
eral line structures with corners, tees and vias. These tables were
then used to calculate the inductance of real layout structures.
However, in the tightly packed interiors of logic circuits, the
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Fig. 1. Effective path length for the two-di ensional estim tion of the effect
of a corner on the inductance of a thin film conductor.
Fig. 2. The basic structures used to construct complex three-dimensional
models are (a) the transmission line, (b) the connection strip and (c) a via
mounted on a pad. Dots on the connection strip show the location of nodes.
close proximity of other conducting structures can influence in-
ductance. Conductors may also consist of several closely spaced
corners or vias.
This paper discusses a technique used to generate finely
segmented full three-dimensional models of complex circuit
tructures for input into FastHenry. Various results are also
present d.
II. MODEL CONSTRUCTION
We use a version of FastHenry with superconductor sup-
port [5] for all inductance calculations. For superconducting
elements, a penetration depth is specified. Normal conductors,
like resistors, are given a conductance value.
We have developed routines that compose segmented struc-
tures for common rectangular objects, such as lines, vias, uni-
form corner or tee-in pads, pads with nodes arranged for con-
nection to vias, and connection strips. The most commonly used
structures are shown in Fig. 2. In order to allow current flow in
a three-dimensional model, each structure is constituted from
many small elements. The elements carry current in only one di-
rection, so that horizontal structures such as lines and pads have
close-fitting elements in the and directions. Vias have ele-
ments in all three Cartesian directions to allow current flow be-
tween layers. Connection strips are the only structures allowed
to have elements in directions other than the Cartesian axes,
since they can be used to connect conductors on different levels.
Vias are hollow, with their vertical edge segments as thick as
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I. INTRODUCTION
I NDUCTANCE is a property that is hard to calculate andeven harder to estimate; yet it is very important in Rapi
Single Flux Quantum (RSFQ) circuits [1]. For the layo t of
sensitive circuits, especially when manufacturing tolerances are
large, the uncertainty in the inductance of conducting structures
should be minimal.
For the layout of large circuits, inductance is often estimated
from a two-dimensional algorithm [2]. Corner inductance is a -
proximated by multiplying the diagonal between the centers of
incoming lines, called the effective path length (Fig. 1), with the
per length inductance of the line. However, this is problematic
when the corner is not square and the per length inductances of
the two arms differ. Two-dimensional techniques are also un-
able to predict the inductance of common structures like vias,
tees, Josephson junctions and double-cornered lines with short
arms.
A scheme for inductance calculation in complex thin film
su+perconducting structures h s been discussed [3]. Guan et al.
used a modified version of FastHenry [4], a program that allows
the numerical extraction of inductance for discretized structures.
Tables were generated that list the per quare inductance of sev-
eral line structures with corners, tees and vias. These tables were
then used to calculate the inductance of real layout structures.
However, in the tightly packed interiors of logic circuits, the
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Fig. 1. Effective path length for the two-dimensional estimation of the effect
of a corner on the inductance of a thin film conductor.
Fig. 2. The basic tructures used to construct complex three-dimensional
mod ls are (a) the transmission line, (b) the connection strip and (c) a via
mounted on a pad. Dots on the connection strip show the location of nodes.
close pr ximity of other conducting structures can influence in-
ductance. Conductors may also o sist of several clos ly spaced
corne s or vias.
This paper discusses a technique used to generate finely
segmented full th ee-dimensional models of complex circuit
structures for input into FastHenry. Various results are also
presented.
II. MODEL CONSTRUCTION
We use a version of FastH nry with sup rconductor sup-
port [5] for all inductance calculation . For superconducting
elements, a penetration depth is specified. Normal conductors,
lik resistors, are given a conductance value.
We have developed routines that compose segmented struc-
tures for common rectangular objects, su h as lines, vias, uni-
form corner or tee-in pads, pads with nodes arr nge for con-
nection to vias, and connection strips. The most commonly used
structures are shown in Fig. 2. In order to allow current flow in
a three-dimensional model, each structure is constituted from
many small el me ts. The elemen s carry current in o ly one di-
rection, so that horizontal structures such as lines and pads have
close-fitting elements in the and directions. Vias have ele-
ments in all three Cartesian directions to allow current flow be-
tween layers. Connection strips are the only structures allowed
to have elements in directions other than the Cartesian axes,
since they can be used to connect conductors on different levels.
Vias are hollow, with their vertical edge segments as thick as
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(b) (c)
Figure 5.4: Basic structures used to construct complex three-dimensional models are (a)
t e transmission line, (b) a connection strip, and (c) a via mounted on a pad. Dots on the
connection strip show the location of nodes. From [74].
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All the dimensional parameters of the basic building blocks were made variable, and any
combination of the basic structures could be connected to form complex three-dimensional
structures, with arbitrary dimensions. A library of more complex configurations was cre-
ated and included a Josephson transmission line (JTL), an RFSQ pulse splitter, and several
connected junctions with line crossings, layer changes, corners and tee-ins. The dimensions
of a specific library component could be specified during the layout process, and tweaked if
the extracted inductance values were not within the designed range.
Superconducting circuits are normally constructed above a ground plane. To preserve
accuracy the ground plane segmentation need to be similar in size to the most critical con-
ductors, which means that large parts of the ground plane, far from the conducting struc-
tures, waste segments and computing resources. In order to eliminate the computational
inefficiency, the method of images was used to eliminate the ground plane [74]. It was also
shown that the placement of the reflection plane had a significant influence on the accu-
racy of the extracted inductance values, especially for layers that were close to the ground
plane [76]. The best results were obtained by placing the reflection plane at the effective
penetration depth [77], given by
λe f f = λ coth
(
d
λ
)
, (5.3.1)
where λ is the London penetration depth of the superconducting film and d the thickness.
Although the method of images were used by default, the models could also be imple-
mented with a ground plane when the effects of moats or large holes in the ground plane
had to be considered.
All the models were developed for the 1 kA/cm2 HYPRES process. As an example, the
composition of a Josephson junction is shown in Figure 5.5.
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the London penetration depth. Simulations on hollow conduc-
tors have shown that the loss in accuracy is negligible.
Elements or segments can also be subdivided into filaments
for greater accuracy.
All dimensional parameters, as well as segmentation and
filamentation densities are variable. Any combination of these
basic structures, with their appropriate edge nodes connected
through short strips, can now be used to create complex con-
ductor shapes. A library of basic inter-junction configurations
has been created in this way, and contains a Josephson trans-
mission line (JTL), RSFQ pulse splitter, and several connected
junctions with line crossings, layer changes, corners and tee-ins.
When new layouts are created, the appropriate form is selected,
dimensional parameters supplied, and a three-dimensional
model created automatically. Inductance is then extracted, and
the layout dimensions corrected if necessary.
III. METHOD OF IMAGES
Superconducting circuits are normally etched above a large
ground plane. The ground plane can be included in simulation
models, but has to be finely segmented for accuracy. These seg-
ments should be similar in size to those on the most critical
conductors. This unfortunately means that, unless very complex
nonuniform segmentation algorithms are used, large parts of the
ground plane far from the conducting structures waste segments
and computing resources.
The ground plane can be omitted when the method of images
is used. Implementation is easy—all structure are mirrored to
form images. The original structures and their images are then
placed at equal distances on both sides of a reflection plane.
The equation for the self-inductance of a conducting loop
with magnetic flux passing through it is given by
(1)
where is the permeability of free space, is the magnetic
field intensity, and is the current in the loop [6]. It follows from
the surface integral in (1) that the inductance calculated by the
method of images, in which the loop surface area is twice that
of a conductor above a ground plane, has to be divided by 2 in
order to get the real inductance.
The placement of the reflection plane has a significant effect
on the calculated inductance, especially for layers close to the
ground plane [7]. In a previous paper [3], the reflection plane
was set by comparing the results of an image method with that
of an accurate ground plane calculation. However, the positional
value was not published. A more recent paper [8] proposes that
the reflection plane should lie at the effective penetration depth
of the superconducting ground plane. The equation for
penetration depth is
(2)
where is the London penetration depth and the thickness of
the superconducting film.We have already achieved noteworthy
results with this technique [7], and now use it as standard. In
the HYPRES 3-micrometer fabrication process [9], for all the
Fig. 3. Composition of a Josephson junction. All nodes on the path C on
the bottom pad are set electrically equivalent when the junction is used as the
inductance input port.
Fig. 4. (a) The Josephson transmission line circuit diagram and (b) segmented
model for inductance calculation. For clarity, vertical dimensions are doubled
and the image is omitted.
niobium layers is 90 nm. The 100 nm thick groundplane has
nm.
IV. CONSTRUCTION AND SEGMENTATION
With the basic building blocks defined, and the position of
the reflection plane determined, any three-dimensional circuit
object can be modeled for inductance extraction.
All the layout examples and layer definitions in this paper are
for the HYPRES 3-micrometer process [9].
We include the damping resistor covers in layer M2 in all our
models [see Fig. 4(b) for an example], since simulations have
shown that these structures reduce the inductance of a junction
pad by as much as 8%. Omitting these covers can lead to se-
rious overestimation of the actual inductance in short intra-gate
lines. Inductance extraction from full three-dimensional models
also reveal that pad inductance is actually higher than what we
always estimated from analytical methods. The inductance of
each junction pad in Fig. 4, for example, is 0.42 pH when cal-
culated from the bottom of the junction via to the start of the
adjacent microstrip line ( or ). An earlier analytical esti-
mate placed the inductance at approximately 0.2 pH.
Finer segmentation and filamentation give lower (and more
accurate) inductance values.We use standard segmentation den-
sities for all equally sized objects, for which we have compiled
tables of inductance versus filamentation densities [7]. With our
segmentation strategies, the inductance for higher filamentation
usually levels off at 4.5% less than that for 1 filament per seg-
ment. We set filamentation only as high as computing resources
allow, and afterwards apply an appropriate scaling value to the
calculated inductance to imitate higher filamentation.
Figure 5.5: Composition of a Josephson junction. From [74].
A more problematic circuit, the RSFQ pulse splitter, was also analyzed. The circuit dia-
gram and the segmented inductance calculation model are shown in Figure 5.6.
The design values for the inductors were L1=1.16 pH and L2=L3=1.64 pH. The extracted
inductance values were L1=1.275 pH, L2=1.667 pH and L3=1.666 pH. It was thus clear that L1
was actually 10% larger than the designed value, and that the inductor should be shortened
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Fig. 5. Three-dimensional model for a transmission line connecting two
Josephson junctions, with a line in M1 passing underneath. For clarity, vertical
dimensions are doubled and the image is omitted.
Fig. 6. Results obtained with three-dimensional simulation models. (a) A
comparison of the effect of small length-to-width ratios on the inductance of
both an open-ended and a junction pad-ended microstrip line. The line is in
M2, and 4 m wide. (b) Effect of a crossing line in M1 on the inductance of a
4 m 28 m microstrip line running between two junctions.
Inductance is almost always calculated between Josephson
junctions. The entry point for suchmodels is the bottom cover of
one junction (see Fig. 3). All the bottom nodes of the via itself,
where it ties into the bottom cover, are set electrically equiv-
alent. The exit point for FastHenry calculations is the bottom
cover of the image. Via tie-in nodes on the junction bottom cover
at the far end of an inductance loop, are connected to their image
nodes to provide a current return path.
V. REAL LAYOUT EXAMPLES
The first structure investigated was the standard Josephson
transmission line (JTL) shown in Fig. 4. It was designed
(through analytical estimations) to have an inter-junction
inductance of 3.96 pH. With the full three-dimensional model,
inductance is calculated as 4.30 pH, or 8.6% higher than the
design value.
The full three-dimensional model of a JTL without the
dc bias tee-in was also used to establish the effect of small
length-to-width ratios on the per square inductance ofmicrostrip
lines. It is shown in [3] that per square inductance decreases
sharply as a result of fringing when the length-to-width ratio
is reduced to less than 2. We have obtained similar results for
a 4-micrometer wide M2 line, as shown in Fig. 6(a). However,
Fig. 6(a) also shows the per square inductance of the same line,
when its endpoints are connected to junction pads (as virtually
all inductors in RSFQ circuits are). The pads prevent fringing,
giving a much flatter curve.
Fig. 7. (a) RSFQ pulse splitter circuit diagram and (b) three-dimensional
inductance calculation model. For clarity, vertical dimensions are doubled and
the image is omitted.
A slightlymore complex structure involves the inductance be-
tween two junctions, with the microstrip line crossing a line in
M1. The three-dimensional model (for a shortened microstrip
line) is shown in Fig. 5. The results in Fig. 6(b) show the effect
that the width of the line in M1 has on the inter-junction induc-
tance. The inter-junction microstrip line is once again 28 m
long and 4 m wide.
VI. RSFQ PULSE SPLITTER
Another problematic structure is the RSFQ pulse splitter, as
shown in Fig. 7. The design values for inductance are:
pH, and pH.
With a full three-dimensional model, is calculated as
1.275 pH, as 1.667 pH and as 1.666 pH. The simulations
show that is actually 10% over the design value, and that the
inductor should be shortened. The power of the full three-di-
mensional model is even more evident when the inductance of
is calculated for a three-dimensional structure that omits
the dc input and inductors and . Without these nearby
structures, is calculated as 1.361 pH, or 6.8% higher than
with the full model.
VII. INDUCTANCE OF DAMPING RESISTORS
Unless Josephson junctions are self-damped, they must be
resistively shunted to damp oscillations and allowRSFQ circuits
to work. Yet damping resistors rarely feature in circuit diagrams,
and when they do, they are modeled as purely resistive.
However, extreme care is taken during a layout to minimize
the path length from junction to ground through the damping
resistor. Inductance limits for these resistors are given [1], but
the inductance value of a typical damping resistor still needs to
be calculated, and the effect determined that it has on circuit
performance.
For low-inductance damping resistor layouts, the SiO layer
I0 is etched away beneath the damping resistor, and a layer
(a)
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Fig. 5. Three-dimensional model for a transmission line connecting two
Jos phson junctions, with a line in M1 pass ng u der ath. For larity, vertical
dimensions are doubled and the image is omitted.
Fig. 6. Results obtained with three-dimensional simulation models. (a) A
comparison of the effect of small length-to-width ratios on the inductance of
both an open-ended and a junction pad-ended microstrip line. The line is in
M2, and 4 m wide. (b) Eff ct of a crossing line in M1 on the induct nce of a
4 m 28 m microstrip line running between two junctions.
Inductance is almost always calculated between Josephson
junctions. The entry point for suchmodels is the bottom cover of
one junction (see Fig. 3). All the bottom nodes of the via itself,
wh re it ties into the bottom cover, are set lectrically equiv-
alent. The exit point for FastHenry calculations is the bottom
cover of the image. Via tie-in nodes on the junction bottom cover
at the far end of an inductance loop, are connected to their image
nodes to provide a current return path.
V. REAL LAYOUT EXAMPLES
The first st ucture investigated was the standard Josephson
transmission line (JTL) shown in Fig. 4. It was designed
(through analytical estimations) to have an inter-junction
inductance of 3.96 pH. With the full three-dimensional model,
inductance is calculated as 4.30 pH, or 8.6% higher than the
design value.
The full three-dimensional model of a JTL without the
dc bias tee-in was also used to establish the effect of small
length-to-width ratios on the per square inductance ofmicrostrip
lines. It is shown in [3] that per square inductance decreases
sharply as a result of fringing when the length-to-width ratio
is reduc d to l ss than 2. We have obtained similar results for
a 4-micrometer wide M2 line, as shown in Fig. 6(a). However,
Fig. 6(a) also shows the per square inductance of the same line,
when its endpoints are connected to junction pads (as virtually
all inductors in RSFQ circuits are). The pads prevent fringing,
giving a much flatter curve.
Fig. 7. (a) RSFQ pulse splitter circuit diagram and (b) three-dimensional
inductance calculation model. For clarity, vertical dimensions are doubled and
the image is omitted.
A slightlymore complex structure involves the inductance be-
tween two junctions, with the microstrip line crossing a line in
M1. The three-dimensional model (for a shortened microstrip
line) is shown in Fig. 5. T e r sults in Fig. 6(b) show the effect
that the width of the line in M1 has on the inter-junction induc-
tance. The inter-junction microstrip line is once again 28 m
long and 4 m wide.
VI. RSFQ PULSE SPLITTER
Another problematic structure is the RSFQ pulse splitter, as
shown in Fig. 7. The design values for inductance are:
pH, and pH.
With a full three-dimensional model, is calculated as
1.275 pH, as 1.667 pH and as 1.666 pH. The simulations
show that is actually 10% over the design value, and that the
inductor should be shortened. The power of the full three-di-
mensional model is even more evident when the inductance of
is calculated for a three-dimensional structure that omits
the dc input and inductors and . Without these nearby
structures, is calculated as 1.361 H, or 6.8% higher t an
with the full model.
VII. INDUCTANCE OF DAMPING RESISTORS
Unl s Josephson j nctions are self-damped, they must be
resistively shunted to damp oscillations and allowRSFQ circuits
to work. Yet damping resistors rarely feature in circuit diagrams,
and when they do, they are modeled as purely resistive.
However, extreme care is taken during a layout to minimize
the path length fr m tion to ground through the damping
re istor. Ind ctance limits for these resi tors are given [1], but
the inductance value of a typical damping resistor still needs to
be calculated, and the effect determined that it has on circuit
performance.
For low-inductance damping resistor layouts, the SiO layer
I0 is etched away beneath the damping resistor, and a layer
(b)
Figure 5.6: (a) RSFQ pulse splitter circuit diagram, and (b) the three-di ensional inductance
calculation model. For clarity, vertical dimensions were doubled and the image was omitted.
From [74].
in the layout. Another interesti g observation was that, in the ab e ce of the DC input, and
L2 and L3, the extracted inductance L1 was 1.361 pH, 6.8% high r than the value obtained
with the full model.
The development of the segmentation software [73, 74] was he first steps towards the
birth of a powerful console application for th extraction of inductance from integrated cir-
cuits, whic Coenrad Fourie appropriately named InductEx.
As was touched on previously, InductEx was designed to receive a layout of an integrated
circuit from a sta ard GDSII file format, which was then segmentized and prepared for
inductance extraction by FastHenry. The software package was later described in more detail
[78].
The implementation of a layer information file feature in InductEx made it possible to
define layer sequence, mask-to-wafer bias and process tolerances. A specific niobium in-
tegrated circuit process, such as the HYPRES 1 kA/cm2 fabrication process, could thus be
defined. This feature was based on previous work [65], but offered much more in terms of
accuracy due to its inherent three-dimensional capabilities, and the elegant incorporation of
mutual coupling between structures.
In Section 5.1 the two-dimensional inductance values were extracted by using the trans-
mission line model ofHSPICE, b sed on th published design rules of t HYPRES 1 kA/cm2
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fabrication process. The same procedure was implemented with InductEx for a conductor
with a 4 µm width on the M2 layer, connected between two 250 µA Josephson junctions.
The nominal inductance between the junctions was calculated as 4.1 pH. A histogram of the
inductance distribution of 500 structures with only global variations (layer thickness and
penetration depth) is shown in Figure 5.7(a). For this exercise the local variations (i.e. the
width tolerances) were set to zero in the layer information file. In Figure 5.7(b) the induc-
tance distribution is shown when all process tolerances were taken into account (global and
local variations).FOURIE AND PEROLD: SIMULATED INDUCTANCE VARIATIONS IN RSFQ CIRCUIT STRUCTURES 301
Fig. 1. Simplified top view of part of a Josephson transmission line with
two junctions connected by an inductor in M2, showing the segmentation
process (with the effects of layer I1A omitted for simplicity). (a) Layout, (b)
mask-to-wafer offsets applied, (c) all blocks sliced along block borders, (d)
more slices made to reduce segment size, (e) segment centers determined, (f)
nodes defined, (g) -elements placed and (h) -elements filled in.
Fig. 2. Josephson junction and connecting line build-up shown in three
dimensions. (a) -elements and (b) -elements of M1 base placed, (c)
-directed elements fill out I1B via, (d) -elements of M2 layer placed and (e)
-elements of M2 layer complete segmentation. Note that, even though it is not
segmented, layer I1A (the junction area which extends around 1 around
the I1B via) influences the height and shape of layer M2 above it.
block (see [9] for a discussion on nodes, elements and connec-
tions), and these nodes connected firstly in the -direction and
then in the -direction. Filamentation [10] (subdivision of ele-
ments) is also applied if specified in the layer definition file.
At vias, -directed elements are also declared. Fig. 2 shows
a three-dimensional view of structure build-up. Since all blocks
Fig. 3. Histogram of the inductance of a line in M2 between two Josephson
junctions calculated with InductEx, with (a) layer thickness and penetration
depth (global) variations only and (b) all process variations included.
stacked above each other in the z-direction share the same
-size, a simple count of every layer present underneath an
element allows an accurate height to be calculated. Inductance
structures now also reflect the real dips and rises found on-chip,
such as those caused by I1A-junctions underneath an M2 layer.
An InductEx model with a ground plane looks just like a real
gate does on a chip.
IV. EXTRACTION OF PROCESS-RELATED
INDUCTANCE VARIATIONS
Layer sequence, mask-to-wafer bias and process tolerances
are all user-adjustable in InductEx through a layer information
file, so that it can be configured for any similar niobium inte-
grated circuit process. When prompted to do so, InductEx gen-
erates any required number of structures that incorporate the
process tolerances as normally distributed random variations on
all layer thicknesses (metal and isolation layers), line widths
(through the random shift of structural boundaries) and pene-
tration depths (per superconducting layer). The process-related
inductances can then be extracted.
For the Hypres process, a detailed analysis was made of the
inductance variations of a 4 wide inductor in layer M2, con-
nected between two 250 Josephson junctions. The nominal
inductance between the junctions was 4.1 pH. Results of the
analysis are shown in Fig. 3. In Fig. (3a), a histogram of the
inductance distribution of 500 structures with only global vari-
ations (layer thickness and penetration depth) is shown. For this
analysis, the width tolerances in the layer information file were
set to zero.
The histogram in Fig. (3b) shows inductance distribution
when all process tolerances are taken into account. This analysis
also used 500 inductance structures. It is clear that inductance
variation as a result of process tolerances follows a normal or
Gaussian distribution, and the calculated standard deviation
and -limits for each are shown.
(a)
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Fig. 1. Simplified top view of part of a Josephson transmission line with
two junctions connected by an inductor in M2, showing the segmentation
process (with the effects of layer I1A omitted for simplicity). (a) Layout, (b)
mask-to-wafer offsets applied, (c) all blocks sliced along block borders, (d)
more slices made to reduce segment size, (e) segment centers determined, (f)
nodes defined, (g) -elements placed and (h) -elements filled in.
Fig. 2. Josephson junction and connecting line build-up shown in three
dimensions. (a) -elements and (b) -elements of M1 base placed, (c)
-directed elements fill out I1B via, (d) -elements of M2 layer placed and (e)
-elements of M2 layer complete segmentation. Note that, even though it is not
segmented, layer I1A (the junction area which extends around 1 around
the I1B via) influences the height and shape of layer M2 above it.
block (see [9] for a discussion on nodes, elements and connec-
tions), and these nodes connected firstly in the -direction and
then in the -direction. Filamentation [10] (subdivision of ele-
ments) is also applied if specified in the layer definition file.
At vias, -directed elements are also declared. Fig. 2 shows
three-dimensional view of structure build-up. Since all blocks
Fig. 3. Histogram of the inductance of a line in M2 between two Josephson
junctions calculated with InductEx, with (a) layer thickness and penetration
depth (global) variations only and (b) all process variations included.
stacked above each other in the z-direction share the same
-size, a simple count of every layer present underneath an
element allows an accurate height to be calculated. Inductance
structures now also reflect the real dips and rises found on-chip,
such as those caused by I1A-junctions underneath an M2 layer.
An InductEx model with a ground plane looks just like a real
gate does on a chip.
IV. EXTRACTION OF PROCESS-RELATED
INDUCTANCE VARIATIONS
L yer sequence, mask-to-wafer bias and process tolerances
are all us r-adjustable in InductEx through a layer information
file, so that it can be configured for any similar niobium inte-
grated circuit process. When prompted to do so, InductEx gen-
erates any required number of structures that incorporate the
process tolerances as normally distributed random variations on
all layer thicknesses (metal and isolation layers), line widths
(through the random shift of structural boundaries) and pene-
tration depths (per superconducting layer). The process-related
inductances can then be extracted.
For the Hypres process, a detailed analysis was made of the
inductance variations of a 4 wide inductor in layer M2, con-
nected between two 250 Josephson junctions. The nominal
inductance between the junctions was 4.1 pH. Results of the
analysis are shown in Fig. 3. In Fig. (3a), a histogram of the
inductance distribution of 500 structures with only global vari-
ations (layer thickness and penetration depth) is shown. For this
analysis, the width tolerances in the layer information file were
set to zero.
The histogram in Fig. (3b) shows inductance distribution
when all process tolerances are taken into account. This analysis
also used 500 inductance structures. It is clear that inductance
variation as a result of process tolerances follows a normal or
Gaussian distribution, and the calculated standard deviation
and -limits for each are shown.
(b)
Figure 5.7: His ogram of the inductance distribution of a line in M2 between two Jo ephson
junctions, with (a) only global variations (layer thickness and penetration depth), and (b)
when all process tolerances were taken into account (global and local variations). From [78].
From Figure 5.7 it is clear that the inductance variations due o process tole ances foll w
a Gaussian distribution. The 3σ limits are also indicated in the graphs.
Extensive a alyses wer also don for different line widths in the M1 and M3 layers.
All lines were connected between two 250 µA Josephson junctions to create a realistic cir-
cuit structure. The global variations for every layer were calculated as the average over
hundreds of randomly varied structures, and is shown in Table 5.1.
Table 5.1: Extracted global inductance variations for the 1 kA/cm2 HYPRES process
Layer Nominal inductance σglobal
M1 3 pH 1.58%
M2 4 pH 1.2%
M3 5.5 pH 1.01%
The standard deviation of inductance was also calculated for all layers when all the pro-
cess tolerances (σall) were incorporated. The local (o -chip) deviation (σlocal) was then cal-
culated [79] as
σlocal =
√
σ2all − σ2global . (5.3.2)
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The total and local inductance variations are shown in Table 5.2 for different line widths.
Table 5.2: Extracted total and local inductance variations for the 1 kA/cm2 HYPRES process
Layer Line width σall σlocal
M1 4 µm 2.26% 1.62%
M1 6 µm 1.93% 1.11%
M1 8 µm 1.69% 0.60%
M2 4 µm 1.91% 1.49%
M2 6 µm 1.63% 1.10%
M2 8 µm 1.38% 0.68%
M3 4 µm 1.52% 1.14%
M3 6 µm 1.41% 0.98%
M3 8 µm 1.34% 0.88%
It was shown by Jeffery et al [46] that moats in the ground plane was an effective method
to reduce flux trapping in superconducting circuits. To determine whether moats in the
ground plane would have a significant influence on inductance, a Josephson transmission
line (JTL) between two 250 µA Josephson junctions was investigated for two cases, with and
without moats in the ground plane [78]. For this the method of images could not be used.
The ground plane was thus meshed to accommodate the moats as is shown in Figure 5.8.
Figure 5.8: JTL with moats in ground plane. From [78].
The extracted value of the inductance with the moats in the ground plane was only 1.1%
higher than the nominal value, proving that moat structures would, in general, not have
a significant influence on the designed values of inductance. However, it was found that
careless layout practices, such as letting a moat pass underneath a transmission line, could
dramatically influence the inductance. In our case the inductance was increased by 160%.
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A comprehensive procedure for Monte Carlo based yield prediction, based on the tol-
erances of a specific fabrication process, was developed [79]. The procedure was based on
previous research by the group [65, 78].
In order to test the proposed procedure, the calculated Monte Carlo yield for a new
Non-Destructive Readout Register (NDRO) [80] was compared to margin analyses [60] for
the same structure. The margin and yield analyses curves are shown in Figure 5.9.
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Fig. 2. (a) Operating margins for NDRO, grouped into critical current ,
inductance , bias resistance and damping resistance , and
(b) yield curve for same NDRO. Vertical lines show uncertainty interval.
are declared with the “.param”-statement, and are regenerated
each time they are called inside the circuit. The circuit diagram
is trivial and is not shown. Fig. 1 shows how the equations for
resistance (3), critical current (4) and inductance (12) are im-
plemented in a WRSpice simulation file. Global variations on
and junction capacitance are incorporated into the Josephson
junction model declaration.
The bias voltage is trimmed to counteract the global varia-
tions in and resistance, which is valid because the bias is
tuned to an optimum when real circuits are tested. In the simu-
lation model, a global increase in resistance decreases bias cur-
rents, and must be counteracted with an increase in the bias
voltage. A global increase in leads to lower bias levels, and
also requires an increase in the bias voltage. Now,
(18)
where and are the global offsets in resistance and .
The simulation model is excited with one SFQ input pulse.
The output pulse is measured by taking the average voltage at
node 9 over a 40 ps time window, and multiplying the average
with 40 ps to obtain the voltage-time product. One pulse equals
2.07 fVs, and the pass condition for a logic “one” is that the
voltage-time product must fall between 1.5 fVs and 2.5 fVs. The
logic “zero” pass condition is that the voltage-time product must
be smaller than 0.5 fVs over a clock period.
VI. YIELD
The statistical yield of a circuit is given as [15]
(19)
where is the observed yield and the number of simulations.
The last term in (19) is the uncertainty for a 99% confidence
level, and grows smaller as is increased.
VII. COMPARATIVE RESULTS
The Monte Carlo yield analysis is compared to the margin
analysis and yield curve with a new Non-Destructive Readout
Register (NDRO) [16], which is interfaced with 250 JTLs.
The results of both a margin and yield curve analysis are shown
in Fig. 2. The critical margins are 15% and 17.5% for crit-
ical current, 50% and 60% for inductance, and 16.8% and
15.5% for bias current. This suggests reasonable operating
limits. However, the yield curve starts to fall for larger than
3.5%, suggesting a critical tolerance of only 11%. Still, we have
no quantitative indication of the probability that the manufac-
tured circuit will work.
The Monte Carlo analysis (3721 simulations, running 10 min-
utes on a 1.3 GHz Intel Pentium M), is faster than the margin
analysis (20 minutes for all elements) and an order of magni-
tude faster than the yield curve calculation, and predicts a circuit
yield of 99.6 0.27% with generic tolerances, and with layout-
extracted values the yield rises to , suggesting one
process-induced failure in every 3 500 circuits.
VIII. CONCLUSION
We have proposed a fast, accurate, layout-based Monte Carlo
circuit model for yield prediction in superconducting circuits
which strikes a careful balance between complexity and ease of
implementation. It is easy reproducible, does not require com-
plex layout extraction software, and can readily be implemented
in automated design software.
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are declared with the “.par m”-statement, and are egenerated
each time they are called inside the circuit. The circuit diagram
is trivial and is not shown. Fig. 1 shows how the equations for
resistance (3), critical current (4) and i ductance (12) are im-
plemented in a WRSpice simulation file. Glob l variations on
and junction capacitance a e incorporated into the J sephson
junction model declaration.
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tions in and resistance, which is valid because the bias is
tuned to an optimum when real circuits are tested. In the simu-
lation model, a global increase in resistance decre es bias cur-
rents, and must be counteracted with an increase in the bias
voltage. A global increase in leads to lower bia levels, and
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2.07 fVs, and the pass condition for a l gic “one” is that the
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analysis (20 minutes for all elements) and an rder of magni-
tude faster than the yield curve calcul tion, and predicts a circuit
yield of 99.6 0.27% with generic tolerances, and with layout-
xtracted values the yi ld rises to , sug esting one
process-induced failur in every 3 500 circuits.
VIII. CONCLUSION
We have proposed fast, accurate, layout-based Monte Carlo
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plex layout extraction software, and can readily b impl mented
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Figure 5.9: ( ting margins of NDRO f r crit cal urrent (Ic), inductance (L), bias
resistance (Rbias) and damping r sist ce (Rdamp), a d (b) yield curve for the same NDRO.
From [79].
The critical margins were calculated as +15% and -17.5% for critical current, +50% and
-60% for inductance, and +16.8% and -15.5% for bias current, which suggested reasonable
operating limits, although it did not give a quantitative indication whether the circuit would
work for random variations of the circuit parameters. On the other hand, looking at the
yield curve (Figure 5.9(b)) it is clear that the yield started dropping significantly for generic
tolerances (σ) larger than 3.5%.
The yield was also calculated with layout extracted parameter values and a value of
99.97+0.03−0.07 % was achieved, which indicated that one circuit in every 3500 w s likely to f il.
5.4 Building blocks for superconducting circuits
5.4.1 COSL Set-Reset Flip-Flop and SFQ-to-Voltag State Interface
One of the drawbacks of the COSL family was the absence of a storage element. A proposed
storage element, a Set-Reset (SR) Flip-Flop, is shown in Figure 5.10 [81]. The circuit was
optimized with genetic algorithms [71, 72] and the inductance values and coupling factors
were extracted using InductEx [74].
The element was based on the basic COSL OR-gate, but the input clock was removed,
thus preventing the input circuit (a one-junction SQUID in the basic OR-gate) from resetting
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during the negative portion of the clock cycle. Instead, a DC offset was used as input bias.
The one-junction SQUID of the basic OR-gate was also replaced by a two-junction SQUID,
which allowed for a Set and a Reset input. With the DC bias, an input pulse at the Set or
Reset terminal could thus switch the output two-junction SQUID.264 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 15, NO. 2, JUNE 2005
Fig. 2. Circuit diagram of COSL Set-Reset Flip-Flop.
Fig. 3. Microphotograph of fabricated COSL Set-Reset Flip-Flop. The
Hypres 3- 1 Nb process [6] was used. The image dimensions are
.
process [6]) in Fig. 3. It was optimized with genetic algorithms
[7] to work with standard input voltages of 1 mV. The theoret-
ical yield is shown in Table I.
The inductance and coupling factors were extracted from the
layout with InductEx, which is based on previous work we done
on inductance extraction [8], and the superconductor adaptation
of FastHenry [9].
The absence of an input clock makes the SRFF asynchronous
(except that input signals may not be in phase with Clock). This
means that Set can be applied during any clock phase other than
that of Clock. The same applies to Reset. When Set and Reset
are simultaneously high, the device operates like a Toggle Flip-
Flop.
B. Simulation Results
The Set-Reset Flip-Flop integrates smoothly into existing
COSL architectures, and can be driven by the standard output
of any COSL gate. COSL outputs are designed to drive 5
loads, so that a resistive divider is needed to match such an
output to the 7.5 Set input, while it can be applied directly
TABLE I
THEORETICAL YIELD FOR COSL SRFF AND RELATED LATCHES
Fig. 4. Simulated dynamic response of the COSL Set-Reset Flip-Flop at a
clock frequency of 10 GHz. Set and Reset inputs are excited by the outputs
of standard COSL OR-gates.
to the Reset input. This means that the fan-out of any driving
gate is reduced to one. On the other hand, adjustment of the
input resistance values and the use of resistive dividers allows
AND or OR-gate capability to be added directly to the inputs
of the SRFF when such an input is driven by two or more gates.
As long as the inputs are not in phase with Clock, the gate is
immune to data racing.
The dynamic response of the SRFF is shown with WRSpice
[10] simulation results in Fig. 4. For the simulation, the Set
and Reset inputs were excited by the outputs of standard COSL
OR-gates, and the output terminated through a 5 resistor
into the input of another COSL OR-gate. The functionality of
the Flip-Flop can be verified from the waveforms. Double in-
puts at Set and Reset were used to test for erroneous switching,
as the same sequence was used to optimize the SRFF and cal-
culate the theoretical yield.
III. RSFQ TO VOLTAGE STATE INTERFACE
The Set-Reset Flip-Flop is not only a useful addition to the
COSL family. It has long been attempted to use COSL as a
reliable interface between RSFQ and room temperature circuits
[11], but synchronizing the fluxon-sized RSFQ pulses to the
input clock of the COSL gate is easier said than done, and the
primary cause of low yields. The asynchronous nature of the
COSL SRFF inputs removes the synchronization problems,
making an adapted SRFF the ideal candidate for a simple RSFQ
to room-temperature interface.
Most importantly, COSL can be clocked down to dc, making
the voltage state outputs measurable at low frequencies.
Figure 5.10: Circuit diagram of proposed COSL SR Flip-Flop. From [81].
The simulation results of the COSL SR Flip-Flop is shown in Figure 5.11, confirming the
correct operation of the circuit at a clock frequency of 10 GHz.
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Fig. 2. Circuit diagram of COSL Set-Reset Flip-Flop.
Fig. 3. Microphotograph of fabricated COSL Set-Reset Flip-Flop. The
Hypres 3- 1 Nb process [6] was used. The image dimensions are
.
process [6]) in Fig. 3. It was optimized with genetic algorithms
[7] to work with standard input voltages of 1 mV. The theoret-
ical yield is shown in Table I.
The inductance and coupling factors were extracted from the
layout with InductEx, which is based on previous work we done
on inductance extraction [8], and the superconductor adaptation
of FastHenry [9].
The absence of an input clock makes the SRFF asynchronous
(except that input signals may not be in phase with Clock). This
means that Set can be applied during any clock phase other than
that of Clock. The same applies to Reset. When Set and Reset
are simultaneously high, the device operates like a Toggle Flip-
Flop.
B. Simulation Results
The Set-Reset Flip-Flop integrates smoothly into existing
COSL architectures, and can be driven by the standard output
of any COSL gate. COSL outputs are designed to drive 5
loads, so that a resistive divider is needed to match such an
output to the 7.5 Set input, while it can be applied directly
TABLE I
THEORETICAL YIELD FOR COSL SRFF AND RELATED LATCHES
Fig. 4. Simulated dynamic response of the COSL Set-Reset Flip-Flop at a
clock frequency of 10 GHz. Set and Reset inputs are excited by the outputs
of standard COSL OR-gates.
to the Reset input. This means that the fan-out of any driving
gate is reduced to one. On the other hand, adjustment of the
input resis ance values nd the use of resistive divid rs allows
AND or OR-gate capability to be added directly to the inputs
of the SRFF when such an input is driven by two or more gates.
As long as the inputs are not in phase with Clock, the gate is
immune to data racing.
The dynamic response of the SRFF is shown with WRSpice
[10] simulation results in Fig. 4. For the simulation, the Set
and Reset inputs were excited by th outputs of standard COSL
OR-gates, and the output terminated through a 5 resistor
into the input of another COSL OR-gate. The functionality of
the Flip-Flop can be verified from the waveforms. Double in-
puts at Set and Reset were used to test for erroneous switching,
as the same sequence was used to optimize the SRFF and cal-
culate the theoretical yield.
III. RSFQ TO VOLTAGE STATE INTERFACE
The Set-Reset Flip-Flop is not only a useful addition to the
COSL family. It has long been attempted to use COSL as a
reliable interface between RSFQ and room temperature circuits
[11], but synchronizing the fluxon-sized RSFQ pulses to the
input clock of the COSL gate is easier said than done, and the
primary cause of low yields. The asynchronous nature of the
COSL SRFF inputs removes the synchronization problems,
making an adapted SRFF the ideal candidate for a simple RSFQ
to room-temperature interface.
Most importantly, COSL can be clocked down to dc, making
the voltage state outputs measurable at low frequencies.
Figure 5.11: Simulation results of th COSL SR Flip-Flop at a clock frequency of 10 GHz.
From [81].
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Due to the absence of an input clock, the SR Flip-Flop is in essence asynchronous. This
means that neither Set or Reset need to be in phase with the clock of the circuit.
An additional bonus is that, when Set and Reset are simultaneously high, the circuit will
operate as a Toggle (T) Flip-Flop. The simulated results of the T Flip-Flop is shown in Figure
5.12 at a clock frequency of 10 GHz, confirming the correct operation of the circuit.
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Fig. 8. Simulated dynamic response of the COSL SRFF connected as a T
Flip-Flop. The clock frequency is 10 GHz. Input signals are generated by two
COSL OR-gates feeding in-phase inputs into the and toggle inputs, while
the output is terminated through a 5 resistive load into a COSL OR-gate
input.
TABLE II
MARGINS FOR COSL SRFF AND RELATED LATCHES
increased to 10 to enable the toggle inputs to be connected
to the same 200 COSL output. However, this will require
careful optimization.
We have not yet fabricated the T Flip-Flop implementation,
and no microphotograph is available.
V. RESULTS
Theoretical yield results were computed from Monte Carlo
simulations done with WRSpice. COSL OR-gates were used as
loads at the latch outputs, and circuits were flagged as faulty if
they failed to switch the OR-gates correctly.
The circuit models used in the Monte Carlo simulations were
extracted from the actual layouts, with the true parameter varia-
tions of the Hypres process as well as bias trimming taken into
account [13]. Yield results are shown in Table I, and margins
in Table II. All latches were analyzed with 10 GHz clocks, and
with inputs leading clock signals by approximately 120 , and
again at 240 .
Test versions of the COSL SR Flip-Flop and RSFQ-to-COSL
Converter have been manufactured, and are scheduled for
testing as soon as the installation of cryogenic equipment at the
University of Stellenbosch is completed.
VI. CONCLUSION
We have developed the first single-gate COSL latch, the asyn-
chronous Set-Reset Flip-Flop, and showed it to have a very high
theoretical yield at 10 GHz.
An adapted version, the RSFQ-to-COSL Converter, allows
RSFQ output signals to be converted to voltage state signals
which can be clocked out at low frequencies and viewed on labo-
ratory oscilloscopes. This high-yield latch provides an easy and
reliable interface for RSFQ circuits to room temperature elec-
tronics.
The Set-Reset Flip-Flop was also shown to behave like a T
Flip-Flop when the Set and Reset inputs are excited in phase.
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Figure 5.12: Simulation results of the COSL T Flip-Flop at a clock frequency of 10 GHz.
From [81].
The asynchronous nature of the COSL SR Flip-Flop also opened up another possibility,
to serve as a simple RSFQ to room temperature interface. Such a circuit would be able to
capture an asynchronous RSFQ pulse, and convert it to a synchronized voltage-state pulse
for off-chip room temperature applications.
The circuit diagram of the proposed RSFQ-to-COS converter is shown in Figure 5.13
[81]. It can be seen that the input two-junction SQUID of the COSL SR Flip-Flop was re-
placed by a standard Destructive Readout (DRO), thus integrating the DRO into a COSL
gate.
The simulated response of the RSFQ-to-COSL converter is shown in Figure 5.14. The Set
input was driven by a Josephson transmission line and the SFQ pulses were staggered to
demonstrate the asynchronous capabilities of the circuit. The output at Q was connected to
the standard 5 Ω load of a COSL gate.
From Figure 5.14 it can be seen how the asynchronous SFQ pulse sets the current in the
DRO (IL3), which switches the output two-junction SQUID at the ensuing clock cycle.
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Fig. 5. RSFQ-COSL converter for interfacing RSFQ circuits to room
temperature electronics.
Fig. 6. Microphotograph of a fabricated RSFQ-COSL converter. The Hypres
1 Nb process [6] was used. The image dimensions are
.
The circuit diagram of this RSFQ-to-COSL converter is
shown in Fig. 5, and a microphotograph of the fabricated circuit
in Fig. 6. The inductances and coupling factors were extracted
from the layout with InductEx.
In the RSFQ-to-COSL converter, the input two-junction
SQUID is replaced with that of the standard RSFQ DRO
[12]. So, instead of interfacing a DRO
to a COSL OR-gate [11], the DRO is integrated into a COSL
gate and readily accepts SFQ input pulses.
The input two-junction SQUID retains the functionality of the
RSFQ DRO, including asynchronous operation and double-set
protection via buffer junction . The only limitation is that a
Set input pulse may not arrive during most of the positive half
cycle of the sinusoidal Clock input.
Once the DRO is set, control current circulating through the
inductive loop formed by and couples into the output
two-junction SQUID formed by , , and . Read-out is
performed with a sinusoidal clock (as in all COSL gates), which
switches either (with no control current) or the output dc
SQUID.
For use as an output buffer, the RSFQ-to-COSL converter
must reset itself after a read operation. Since the SFQ input
Fig. 7. Simulated dynamic response of the RSFQ-COSL converter at a clock
frequency of 10 GHz. SFQ pulses are applied through a 250 Josephson
transmission line, and are staggered in time to show the asynchronous input
ability of the latch. The input SQUID loop current shows the duration of flux
trapping.
pulses can arrive asynchronously, circuit overhead is reduced
if the sinusoidal clock signal doubles as a reset signal. Resistors
and feed current from the clock signal to junction ,
while acts as a clock shaper. If the DRO stage is in the set
state, the current through causes to switch and the gate
to reset.
The simulated response of the RSFQ-COSL converter is
shown in Fig. 7. Set was driven with a cascade of 250
Josephson transmission lines, and loaded with the 5 resis-
tive input of a COSL OR-gate. The DRO and SRFF have both
been optimized, so that only the reset arm needed optimization
through Monte Carlo methods.
The 5 mV bias voltage was used because it was available on
chip for the circuit shown in Fig. 6. With suitable scaling,
can be connected to the standard RSFQ bias voltage.
IV. T FLIP-FLOP
When a high input is applied to both the Set and Reset inputs
of the SRFF during the same clock phase, the latch behaves like
a T Flip-Flop (TFF).
The latch is not designed as a T Flip-Flop, and does not ex-
hibit a good yield. Yet, it is an interesting application and worth-
while to mention. In order to obtain a respectable yield (the
latch was not reoptimized with a computer), the inputs and
, corresponding to Set and Reset in Fig. 2, are each driven
in-phase by a COSL OR-gate. Some component changes are
necessary to harden the input SQUID against spontaneous reset.
Refer to the circuit diagram in Fig. 2, where and change
to 5.84 pH, changes to 5 , and both change to 30 ,
and changes to 10.6 .
Simulated results are shown in Fig. 8. For this simulation, the
and inputs were excited with COSL OR-gates of which
the output clocks led that of the T Flip-Flop by 240 . The T
Flip-Flop output was connected through a 5 resistor to the
input of a COSL OR-gate.
If the TFF is required to function off a single COSL gate, the
input bias current can be raised and the toggle input resistances
Figure 5.13: Circuit diagram of RSFQ-to-COSL converter at a clock frequency of 10 GHz.
From [81].
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Fig. 5. RSFQ-COSL converter for interfacing RSFQ circuits to room
temperature electronics.
Fig. 6. Microphotograph of a fabricated RSFQ-COSL converter. The Hypres
1 Nb process [6] was used. The image dimensions are
.
The circuit diagram of this RSFQ-to-COSL converter is
shown in Fig. 5, and a microphotograph of the fabricated circuit
in Fig. 6. The inductances and coupling factors were extracted
from the layout with InductEx.
In the RSFQ-to-COSL converter, the input two-junction
SQUID is replaced with that of the standard RSFQ DRO
[12]. So, instead of interfacing a DRO
to a COSL OR-gate [11], the DRO is integrated into a COSL
gate and readily accepts SFQ input pulses.
The input two-junction SQUID retains the functionality of the
RSFQ DRO, including asynchronous operation and double-set
protection via buffer junction . The only limitation is that a
Set input pulse may not arrive during most of the positive half
cycle of the sinusoidal Clock input.
Once the DRO is set, control current circulating through the
inductive loop formed by and couples into the output
two-junction SQUID formed by , , and . Read-out is
performed with a sinusoidal clock (as in all COSL gates), which
switches either (with no control current) or the output dc
SQUID.
For use as an output buffer, the RSFQ-to-COSL converter
must reset itself after a read operation. Since the SFQ input
Fig. 7. Simulated dynamic response of the RSFQ-COSL c vert r at a clock
frequency of 10 GHz. SFQ pulses are applied through a 250 Josephson
transmission line, and are staggered in time to show the asynchronous input
ability of the latch. The input SQUID loop current shows the duration of flux
trapping.
pulses can arrive asynchronously, circuit overhead is reduced
if the sinusoidal clock signal doubles as a reset signal. Resistors
and feed current from the clock signal to junction ,
while acts as a clock shaper. If the DRO stage is in the set
state, the current through causes to switch and the gate
to reset.
The simulated response of the RSFQ-COSL converter is
shown in Fig. 7. Set was driven with a cascade of 250
Josephson transmission lines, and loaded with the 5 resis-
tive input of a COSL OR-gate. The DRO and SRFF have both
been optimized, so that only the reset arm needed optimization
through Monte Carlo methods.
The 5 mV bias voltage was used because it was available on
chip for the circuit shown in Fig. 6. With suitable scaling,
can be connected to the standard RSFQ bias voltage.
IV. T FLIP-FLOP
When a high input is applied to both the Set and Reset inputs
of the SRFF during the same clock phase, the latch behaves like
a T Flip-Flop (TFF).
The latch is not designed as a T Flip-Flop, and does not ex-
hibit a good yield. Yet, it is an interesting application and worth-
while to mention. In order to obtain a respectable yield (the
latch was not reoptimized with a computer), the inputs and
, corresponding to Set and Reset in Fig. 2, are each driven
in-phase by a COSL OR-gate. Some component changes are
necessary to harden the input SQUID against spontaneous reset.
Refer to the circuit diagram in Fig. 2, where and change
to 5.84 pH, changes to 5 , and both change to 30 ,
and changes to 10.6 .
Simulated results are shown in Fig. 8. For this simulation, the
and inputs were excited with COSL OR-gates of which
the output clocks led that of the T Flip-Flop by 240 . The T
Flip-Flop output was connected through a 5 resistor to the
input of a COSL OR-gate.
If the TFF is required to function off a single COSL gate, the
input bias current can be raised and the toggle input resistances
Figure 5.14: Simulation r sult of th RSFQ-to-CO L conv rter at a clock frequency of 10
GHz. From [81].
5.4.2 An RSFQ DC Resettable Latch for memory and reprogrammable circuits
In reprogrammable logic circuits it is a requirement that every latch should be addressed
individually. However, circuit overhead would be reduced significantly if all latches could
be reset with a single reset action.
Such a circuit, an RSFQ DC Resettable Latch (DCRL), was proposed [80], where a single
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DC current could be used to reset all latches simultaneously. The circuit diagram of the
DCRL is shown in Figure 5.15. The circuit was optimized by a genetic algorithm [71, 72],
except for L13 and the coupling factor between L13 and L2, which were extracted from the
final HYPRES 1 kA/cm2 process circuit layout, using InductEx [74]. The circuit yield was
calculated as 100% when layout extracted parameter tolerances were used.
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An RSFQ DC-Resettable Latch for Building Memory
and Reprogrammable Circuits
Coenrad Johann Fourie and Willem Jakobus Perold
Abstract—A new RSFQ latch, the DC-Resettable Latch (D RL),
is introduced. The DCRL functions like a standard nondestructive
readout register (NDRO), except that it requires a dc current
or current pulse to reset. This allows the DCRL to be used as a
memory element in large memory blocks, where the entire block
can be erased with a current pulse from a single threaded curr n
line instead of unwieldy pulse distribution circuitry. The reset
current can be applied by off-chip control logic, or on-chip bipolar
current elements such as HUFFLEs. However, the DCRL is most
useful as the base building block of complex reprogrammable
RSFQ circuitry.
Index Terms—Latch, memory, NDRO, reprogrammable cir-
cuits, RSFQ.
I. INTRODUCTION
THE Rapid Single Flux Quantum (RSFQ) family is awashwith latches and memory elements [1], [2]. Due to the na-
ture of flux passing in RSFQ circuits, most of these devices
are of the destructive readout variety. For conventional memory,
where a cell must retain its stored information over many read
cycles, nondestructive readout variants such as the NDRO [1]
or the dc-powered SFQ memory element [3] exist. However, al-
most all of these latches require individual access (mostly with
SFQ pulses) to program or reset.
In reprogrammable circuits, individual (addressable) access
to latches is still a requirement for programming, but circuit
overhead can be reduced significantly if all latches on a chip or
in a memory block can be cleared with a single dc reset current.
Such a current can be threaded past every latch without the need
for bulky SFQ pulse distribution circuitry.
We present such a circuit, the DC-Resettable Latch (DCRL),
and discuss practical implementations for which it was devel-
oped [4].
II. CIRCUIT DESCRIPTION
The DCRL circuit diagram is shown in Fig. 1, and a fabri-
cated circuit (using the Hypres 1 Nb process [5]) in
Fig. 2. Element values shown in Fig. 1(b) were derived through
genetic optimization [6], except for and the coupling co-
efficient between and , which were both extracted from
the final circuit layout with InductEx [7]. All inputs and outputs
are optimized for connection to 250 Josephson transmission
lines (JTLs).
Manuscript received October 4, 2004.
The authors are with the Department of Electrical and Electronic Engi-
neering, University of Stellenbosch, Matieland, 7602, South Africa (e-mail:
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Fig. 1. (a) Simplified and (b) full circuit diagram of DC-resettable latch.
Fig. 2. Microphotograph of a fabricated RSFQ DCRL. The Hypres 3- 1
Nb process [5] was used, and the dc reset line is in layer M3. The
image dimensions are approximately .
1051-8223/$20.00 © 2005 IEEE
Figure 5.15: Circuit diagram of proposed DC Resettable Latch. From [80].
The correct operation of the DCRL was verified by the simulation results shown in Figure
5.16. In the absence of a Set pulse, a Read pulse did not generate an output pulse at F.
However, when a Set pulse was present, a Read pulse did indeed generate an output pulse
at F. A DC current of 720 µA, with the right polarity, was used to reset the DCRL to its
original state, as can be seen from the state of the currents through L2 and L5.
It was also shown that the DCRL could be turned into an SFQ Resettable Non-Destructive
Read-Out register (NDRO) when the DC reset line was removed, and the set-reset stage al-
tered so that B3 (in Figure 5.15) can accept SFQ reset pulses [80]. A simplified circuit diagram
of the NDRO is shown in Figure 5.17. The theoretical circuit yield of the NDRO approached
100% when layout extracted parameter tolerances were used.
The functionality of the NDRO was confirmed by simulation and the results are shown
in Figure 5.18. It was evident that, for the Set condition, a logical one was observed at the
output for every Read pulse, and vice versa for the Reset condition.
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Fig. 3. WRSpice simulation results of the DC resettable latch. Various set, reset
and read signals are applied, and the response of the latch is evident from the
currents through and , and the output signal at .
The DCRL consists of a set-reset stage built around a dc
SQUID ( and ), and a read stage of cascaded JTLs ( ,
, and ).
The operation of the DCRL is shown with WRSpice [8] sim-
ulation results in Fig. 3. In the unset state, sinks most of
the bias current supplied through , while current path
pumps bias current away from and into . A Read
input pulse—amplified by and —finds unbiased and
switches series junction instead, so that no output pulse is
produced at . An SFQ input at Set switches and forces cur-
rent to circulate clockwise through , and . A sufficient
fraction of this current is diverted through and , adding to
the bias current from , to bias at and set the latch.
With unbiased, further Set inputs switch series junction
instead.
With the DCRL in the set state, a Read input pulse switches
(which is now biased) and produces an SFQ output at .
Series junction prevents the switching of from affecting
the current in and , and the set state persists.
The DCRL is reset by applying a 720 dc control current
to Reset In. The control current couples to , and the polarity
is chosen so that an increase in the control current induces an
increase in the current circulating clockwise through . This
eventually causes to switch, and returns the DCRL to the
unset state. The SFQ pulse generated by the switching of is
dissipated in and .
All DC Resettable Latches in a circuit can be connected to
the same thin reset line, which offers a huge reduction in cir-
cuit overhead and layout complexity. An example is shown in
Fig. 4, where a set of DCRLs forming part of a programmable
frequency divider circuit are all strung together by the same dc
reset line.
Incidentally, apart from having a nondestructive read-out,
the DCRL is nonvolatile (like any superconducting flux loop
memory element) in the sense that loss of the dc bias does not
erase the stored fluxon as long as the circuit remains in the
superconducting state.
III. SFQ-RESETTABLE LATCH (NDRO)
The DCRL can be turned into an SFQ-resettable Non-De-
structive Read-Out register (NDRO) if the dc reset line is re-
Fig. 4. Microphotograph of a programmable frequency divider circuit,
showing three DC resettable latches strung together with a single dc reset line.
The image dimensions are approximately .
Fig. 5. Simplified circuit diagram of the DCRL converted into an NDRO. The
damped junction has and , while .
Fig. 6. WRSpice simulation results of the NDRO, showing correct operation.
moved from the circuit in Fig. 1(b), and the set-reset stage al-
tered so that can be accessed with SFQ reset pulses. Ele-
ments , and in Fig. 1(b) are removed, and the series
junction and a new inductor are added to create the
NDRO shown in Fig. 5.
This NDRO uses 10 Josephson junctions, which compares
favorably to the 13-junction NDRO in the online Stony Brook
cell library [1] and is not much larger than the 7 junctions of
another published NDRO [9]. Although it is not shown here,
the layout size for our NDRO in the Hypres 3- 1 kA/cm2 Nb
process is (Fig. 6).
IV. APPLICATION IN PROGRAMMABLE CIRCUITS
The DCRL can be used as a memory element in anything
from random access memory to switches in reprogrammable cir-
Figure 5.16: Simulation results of the DCRL. Various set, reset and read signals are applied,
and the correct response of the latch is evident from the currents through L2 and L5, and the
output signal at F. From [80].
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Fig. 3. WRSpice simulation results of the DC resettable latch. Various set, reset
and read signals are applied, and the response of the latch is evident from the
currents through and , and the output signal at .
The DCRL consists of a set-reset stage built around a dc
SQUID ( and ), and a read stage of cascaded JTLs ( ,
, and ).
The operation of the DCRL is shown with WRSpice [8] sim-
ulation results in Fig. 3. In the unset state, sinks most of
the bias current supplied through , while current path
pumps bias current away from and into . A Read
input pulse—amplified by and —finds unbiased and
switches series junction instead, so that no output pulse is
produced at . An SFQ input at Set switches and forces cur-
rent to circulate clockwise through , and . A sufficient
fraction of this current is diverted through and , adding to
the bias current from , to bias at and set the latch.
With unbiased, further Set inputs switch series junction
instead.
With the DCRL in the set state, a Read input pulse switches
(which is now biased) and produces an SFQ output at .
Series junction prevents the switching of from affecting
the current in and , and the set state persists.
The DCRL is reset by applying a 720 dc control current
to Reset In. The control current couples to , and the polarity
is chosen so that an increase in the control current induces an
increase in the current circulating clockwise through . This
eventually causes to switch, and returns the DCRL to the
unset state. The SFQ pulse generated by the switching of is
dissipated in and .
All DC Resettable Latches in a circuit can be connected to
the same thin reset line, which offers a huge reduction in cir-
cuit overhead and layout complexity. An example is shown in
Fig. 4, where a set of DCRLs forming part of a programmable
frequency divider circuit are all strung together by the same dc
reset line.
Incidentally, apart from having a nondestructive read-out,
the DCRL is nonvolatile (like any superconducting flux loop
memory element) in the sense that loss of the dc bias does not
erase the stored fluxon as long as the circuit remains in the
superconducting state.
III. SFQ-RESETTABLE LATCH (NDRO)
The DCRL can be turned into an SFQ-resettable Non-De-
structive Read-Out register (NDRO) if the dc reset line is re-
Fig. 4. Microphotograph of a progr mmabl f quency divi er circuit,
showing three DC res tt ble latches strung together with a ingle dc reset line.
The image di ensions are approximately .
Fig. 5. Simplified circuit diagram of the DCRL converted into an NDRO. The
damped junction has and , while .
Fig. 6. WRSpice simulation results of the NDRO, showing correct operation.
moved from the circuit in Fig. 1(b), and the set-reset stage al-
tered so that can be accessed with SFQ reset pulses. Ele-
ments , and in Fig. 1(b) are removed, and the series
junction and a new inductor are added to create the
NDRO shown in Fig. 5.
This NDRO uses 10 Josephson junctions, which compares
favorably to the 13-junction NDRO in the online Stony Brook
cell library [1] and is not much larger than the 7 junctions of
another published NDRO [9]. Although it is not shown here,
the layout size for our NDRO in the Hypres 3- 1 kA/cm2 Nb
process is (Fig. 6).
IV. APPLICATION IN PROGRAMMABLE CIRCUITS
The DCRL can be used as a memory element in anything
from random access memory to switches in reprogrammable cir-
Figure 5.17: Simplified circuit diagram of the NDRO. From [80].
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Fig. 3. WRSpice simulation results of the DC resettable latch. Various set, reset
and read signals are applied, and the response of the latch is evident from the
currents through and , and the output signal at .
The DCRL consists of a set-reset stage built around a dc
SQUID ( and ), and a read stage of cascaded JTLs ( ,
, and ).
The operation of the DCRL is shown with WRSpice [8] sim-
ulation results in Fig. 3. In the unset state, sinks most of
the bias current supplied through , while current path
pumps bias current away from and into . A Read
input pulse—amplified by and —finds unbiased and
switches series junction instead, so that no output pulse is
produced at . An SFQ input at Set switches and forces cur-
rent to circulate clockwise through , and . A sufficient
fraction of this current is diverted through and , adding to
the bias current from , to bias at and set the latch.
With unbiased, further Set inputs switch series junction
instead.
With the DCRL in the set state, a Read input pulse switches
(which is now biased) and produces an SFQ output at .
Series junction prevents the switching of from affecting
the current in and , and the set state persists.
The DCRL is reset by applying a 720 dc control current
to Reset In. The control current couples to , and the polarity
is chosen so that an increase in the control current induces an
increase in the current circulating clockwise through . This
eventually causes to switch, and returns the DCRL to the
unset state. The SFQ pulse generated by the switching of is
dissipated in and .
All DC Resettable Latches in a circuit can be connected to
the same thin reset line, which offers a huge reduction in cir-
cuit overhead and layout complexity. An example is shown in
Fig. 4, where a set of DCRLs forming part of a programmable
frequency divider circuit are all strung together by the same dc
reset line.
Incidentally, apart from having a nondestructive read-out,
the DCRL is nonvolatile (like any superconducting flux loop
memory element) in the sense that loss of the dc bias does not
erase the stored fluxon as long as the circuit remains in the
superconducting state.
III. SFQ-RESETTABLE LATCH (NDRO)
The DCRL can be turned into an SFQ-resettable Non-De-
structive Read-Out register (NDRO) if the dc reset line is re-
Fig. 4. Microphotograph of a programmable frequen y divider circuit,
showing three DC resettable latches st ung together with a single dc reset line.
T ima e dim nsions are approximately .
Fig. 5. Simplified circuit diagram of the DCRL converted into an NDRO. The
damped junction has and , while .
Fig. 6. WRSpice simulation results of the NDRO, showing correct operation.
moved from the circuit in Fig. 1(b), and the set-reset stage al-
ter d so that can be accessed with SFQ reset pulses. Ele-
ments , and in Fig. 1(b) are removed, and the series
junction and a new inductor are added to create the
NDRO shown in Fig. 5.
This NDRO uses 10 Josephson junctions, which compares
favorably to the 13-junction NDRO in the online Stony Brook
cell library [1] and is not uch larger than the 7 junctions of
another published R [9]. lthough it is not sho n here,
the layout size for our in the ypres 3- 1 k /c 2 b
process is (Fig. 6).
I . PPLIC TI I LE I ITS
The DCRL can be use s r l t i t i
from rando access e r t s it s i r r r l ir-
Figure 5.18: Simulation res lts f the NDRO, confirming correct operation. From [80].
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5.4.3 Superconducting Programmable Gate Array elements
A generic Field Programmable Gate Array (FPGA), as is shown in Figure 5.19, consists of
logic blocks that are surrounded by routing channels. The programmable elements in the
routing channels control crosspoint switches, that can connect different routing channels,
and inline switches, that can open or close paths in a routing channel.
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Fig. 7. (a) Schematic diagram of a generic field-programmable gate array
(FPGA) with logic blocks surrounded by routing channels. Circles represent
inline switches (for routing), and crosses are crosspoint switches (for
connectivity). (b) Schematic diagram of a simple 3-input logic block.
cuits. Some implementations developed for a superconducting
programmable gate array (SPGA) [4] are discussed here.
A. Programmable Gate Array
The most popular reprogrammable semiconductor circuit
is the field-programmable gate array (FPGA), which can be
programmed (and some reprogrammed) to perform customized
logic functions. Fig. 7(a) shows the schematic diagram of a
generic FPGA [10], [11], which is used as a starting point for
the development of an SPGA [4]. It is for the design of this
SPGA that the DCRL was developed.
The generic FPGA consists of logic blocks surrounded by
routing channels. Programmable elements along the routing
channels implement crosspoint switches to connect routing
channels, and routing (inline) switches to break or connect
sections of routing channels. Inputs to and outputs from a logic
block are handled by a matrix of switches in a connection
box, while vertical and horizontal routing channels can be
connected in a switch box, as shown in Fig. 7(a). This is a
simplified diagram, as commercial FPGAs trade complexity
with routability by not providing switches at every line crossing
[10]. Fig. 7(b) shows one implementation of a logic block. The
functionality of a logic block is determined by the contents of
the memory bits in the lookup table, where is the number
of inputs.
In the superconducting programmable gate array modeled
on the generic FPGA, DCRLs are used to construct the inline
Fig. 8. Schematic diagram of a crosspoint switch implemented with two
DCRLs. In this implementation, the switch is addressed for programming by an
SFQ as well as a bipolar current line. The symbols with three arrows represent
SFQ pulse splitters and pulse mergers.
switches, crosspoint switches and lookup tables. In order to
demonstrate the implementation of a programmable element,
the crosspoint switch is discussed in more detail. The inline
switch is essentially just a DCRL that blocks data from passing
along a track through Read to if the latch is unset, while a
-bit lookup table is constructed with DCRLs functioning
as the single-bit memory cells.
B. Crosspoint Switch
The crosspoint switch is more complex than the inline
switch, and is shown in Fig. 8. It is much larger than the
compact crossbar switch in [12] (which requires continuous dc
control currents and would be impractical given the number of
switches in a PGA), and about twice as complex as another pub-
lished crossbar switch [13]. However, unlike the other switches
it connects like metal, so that data entering any input leave on
both outputs when the switch is set. This is needed to provide
fan-out capability to logic block outputs. The crosspoint switch
remains programmed until reset by a global reset current, so
that after a single start-up programming cycle the implemented
logic circuit can operate indefinitely.
The schematic diagram of the crosspoint switch in Fig. 8
shows the data inputs and outputs, as well as the address de-
coding architecture for programming. For ease of implementa-
tion, the programmable elements in a circuit (whether they are
crosspoint switches, inline switches or memory bits in a lookup
table) are placed in a rectangular matrix, which allows any el-
ement to be addressed by selecting one row and one column.
In our programmable gate array [4], column selection uses a
bipolar current (Write select in Fig. 8) to activate a crosspoint
switch for programming with an SFQ row select signal (Pro-
gram in).
We use a Hybrid Unlatching Flip-Flop Logic Element, or
HUFFLE, to generate the bipolar Write select current. The
HUFFLE was adapted and reoptimized for RSFQ interfaces
from the dc-powered Josephson flip-flop [14], with multiple
control lines such as those used for the HUFFLE in [15].
Junctions form a switch that only passes an SFQ pulse
from Program in to the JTL when a positive control current is
Figure 5.19: Schematic of a generic FPGA showing logic blocks surrounded by routing
channels. The circles (◦) represent inline switches and the crosses (×) crosspoint switches.
From [80].
The DCRL was designed as the basic building block for a Superconducting Programmable
Gate Array (SPGA) [73, 80].
An inline switch was implemented by a single DCRL that blocked the Read data when
in the Unset condition and passed the Read data to the output in the Set conditi . The
crosspoint switch implementation is shown in Figure 5.20 and is more complex than the in-
line switch. A Hybrid Unlatching Flip-Flop Logic Element (HUFFLE) was used to generate
the bipolar Write select current [82, 83]. The simulated circuit yield of the circuit approached
100% when layout extracted parameter tolerances were used.
The simulated results of the crosspoint switch is shown in Figure 5.21. As can be seen,
data that enters on any track will always leave on the same track, but will only be switched
to the other track when the crosspoint switch is set.
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Fig. 7. (a) Schematic diagram of a generic field-programmable gate array
(FPGA) with logic blocks surrounded by routing channels. Circles represent
inline switches (for routing), and crosses are crosspoint switches (for
connectivity). (b) Schematic diagram of a simple 3-input logic block.
cuits. Some implementations developed for a superconducting
programmable gate array (SPGA) [4] are discussed here.
A. Programmable Gate Array
The most popular reprogrammable semiconductor circuit
is the field-programmable gate array (FPGA), which can be
programmed (and some reprogrammed) to perform customized
logic functions. Fig. 7(a) shows the schematic diagram of a
generic FPGA [10], [11], which is used as a starting point for
the development of an SPGA [4]. It is for the design of this
SPGA that the DCRL was developed.
The generic FPGA consists of logic blocks surrounded by
routing channels. Programmable elements along the routing
channels implement crosspoint switches to connect routing
channels, and routing (inline) switches to break or connect
sections of routing channels. Inputs to and outputs from a logic
block are handled by a matrix of switches in a connection
box, while vertical and horizontal routing channels can be
connected in a switch box, as shown in Fig. 7(a). This is a
simplified diagram, as commercial FPGAs trade complexity
with routability by not providing switches at every line crossing
[10]. Fig. 7(b) shows one implementation of a logic block. The
functionality of a logic block is determined by the contents of
the memory bits in the lookup table, where is the number
of inputs.
In the superconducting programmable gate array modeled
on the generic FPGA, DCRLs are used to construct the inline
Fig. 8. Schematic diagram of a crosspoint switch implemented with two
DCRLs. In this implementation, the switch is addressed for programming by an
SFQ as well as a bipolar current line. The symbols with three arrows represent
SFQ pulse splitters and pulse mergers.
switches, crosspoint switches and lookup tables. In order to
demonstrate the implementation of a programmable element,
the crosspoint switch is discussed in more detail. The inline
switch is essentially just a DCRL that blocks data from passing
along a track through Read to if the latch is unset, while a
-bit lookup table is constructed with DCRLs functioning
as the single-bit memory cells.
B. Crosspoint Switch
The crosspoint switch is more complex than the inline
switch, and is shown in Fig. 8. It is much larger than the
compact crossbar switch in [12] (which requires continuous dc
control currents and would be impractical given the number of
switches in a PGA), and about twice as complex as another pub-
lished crossbar switch [13]. However, unlike the other switches
it connects like metal, so that data entering any input leave on
both outputs when the switch is set. This is needed to provide
fan-out capability to logic block outputs. The crosspoint switch
remains programmed until reset by a global reset current, so
that after a single start-up programming cycle the implemented
logic circuit can operate indefinitely.
The schematic diagram of the crosspoint switch in Fig. 8
shows the data inputs and outputs, as well as the address de-
coding architecture for programming. For ease of implementa-
tion, the programmable elements in a circuit (whether they are
crosspoint switches, inline switches or memory bits in a lookup
table) are placed in a rectangular matrix, which allows any el-
ement to be addressed by selecting one row and one column.
In our programmable gate array [4], column selection uses a
bipolar current (Write select in Fig. 8) to activate a crosspoint
switch for programming with an SFQ row select signal (Pro-
gram in).
We use a Hybrid Unlatching Flip-Flop Logic Element, or
HUFFLE, to generate the bipolar Write select current. The
HUFFLE was adapted and reoptimized for RSFQ interfaces
from the dc-powered Josephson flip-flop [14], with multiple
control lines such as those used for the HUFFLE in [15].
Junctions form a switch that only passes an SFQ pulse
from Program in to the JTL when a positive control current is
Figure 5.20: Schematic diagram of cr sspoint switch implemented with t DCRLs. The
switch is addressed for programming by an SFQ as well as a bipolar current line. The sym-
bols with three arrows represent SFQ pulse splitters and pulse mergers. From [80].
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Fig. 9. WRSpice simulation results of the crosspoint switch. The bipolar Write
select current is generated with a HUFFLE. Note that data entering on any track
always leave on the same track, but only crosses to the other track when the
crosspoint switch is set.
TABLE I
THEORETICAL YIELD OF DCRL, NDRO AND CROSSPOINT SWITCH
present at Write select. This program pulse sets both DCRLs,
thus switching on the crosspoint switch.
WRSpice simulation results of the crosspoint switch are
shown in Fig. 9. All SFQ inputs and outputs were loaded with
250 JTLs. Note that data only cross from one track to
another when the crosspoint switch is set.
V. RESULTS
WRSpice was used to compute theoretical yield results for the
DCRL and its NDRO-derivative. All SFQ inputs and outputs
were loaded with 250 JTLs, and 10 GHz was the maximum
frequency at which the latches were analyzed. The yield results
are listed in Table I, both with generic tolerance values for the
Hypres 1 process and with layout extracted tolerance
values [16]. It can be seen that, based on layout extracted values
and tolerances, the DCRL has a 100% theoretical yield over
2000 Monte Carlo simulations.
Test versions of the DCRL and reprogrammable circuits
using the DCRL have been manufactured, and are scheduled
for testing as soon as installation of cryogenic equipment at the
University of Stellenbosch is completed. We shall report on the
reprogrammable circuits and their results in the near future.
VI. CONCLUSION
We have presented a stable, high-yield nondestructive
readout SFQ memory element, the DC Resettable Latch, which
makes the realization of reprogrammable RSFQ logic circuits
possible. As a memory element, the DCRL makes lookup tables
easy to implement. The DCRL also allows inline and cross-
point switches to be constructed, which facilitates programmed
signal routing and completes the set of programmable elements
needed for the design of an SPGA. Finally, one reset current
can erase an entire block of DCRLs—an important requirement
for reprogrammable circuits.
The DCRL can also be adapted to function as a high-yield
NDRO that uses only 10 Josephson junctions.
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5.5 Computer Aided Design tools
5.5.1 A technology portable logic cell library for RSFQ
Fabrication processes are constantly being improved on. Although that is normally bene-
ficial for circuit performance, it requires that all logic gates and circuits have to be ported
to the new process, which normally entails circuit redesign, new layouts and component
extraction. These processes are extremely time consuming, primarily due to the lack of au-
tomated tools. The availability of portable cell libraries would thus go a long way to stream-
line the porting process and also minimize human error. It would also enable designers to
easily switch to different fabrication foundries with different design rules.
A procedure to define such a portable cell library was described [84]. In essence a
portable cell is a generic logic cell that can be automatically adapted to a new fabrication
technology.
In order to make the fabrication process generic, a standard format is required to specify
the design rules. The use of a standard Extensible Markup Language (XML) file was pro-
posed for this purpose. A portion of such a file is shown in Figure 5.22 for the 1 kA/cm2
HYPRES fabrication process.
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Specification of a Technol gy Port bl Logic Cell
Library for RSFQ: An Automated Approach
H. Retief Gerber, Coenrad J. Fourie, and Willem J. Perold
Abstract—Currently, when a new fabrication process becomes
available, all logic cells have to be re-designed, re-optimized and
laid out from scratch. This is a manual and time intensive process,
which hampers the migration of RSFQ circuits to better fabri-
cation processes. The paper investigates the parameters that are
required to specify logic gates that are technology and fabrica-
tion process independent. Ways of automating the optimization of
the logic gates for implementation in new technologies, and au-
tomating the layout of logic cells for new design rules or new fabri-
cation processes, are described. Cells can then be characterized for
implementation in both LTS and HTS processes. Steps in the de-
velopment of new logic gates and automation processes are shown.
Index Terms—Automation, CAD, RSFQ, superconducting elec-
tronics, VLSI.
I. INTRODUCTION
CONSTANTLY improving design rules, fabrication pro-cesses and the introduction of new technologies generally
require the porting of all logic gates and circuits to new fabri-
cation technologies. The porting consists of circuit redesign,
layout, extraction, optimization, and gate characterization. The
lack of automated tools makes porting libraries and circuits very
time consuming. The use of portable library cells streamlines
the porting process and minimizes human error.
A portable library enables developers to make use of new
design rules, fabrication processes and technologies as they
become available, which could in turn encourage foundries to
improve their fabrication processes more regularly. Portable
library cells also allow developers to make use of different
foundries, as it would be easy to convert cells to different or
new design rules. This paper shows possible ways of defining
a portable library and shows design methodologies for the
development of portable cells.
II. DEFINITION OF A PORTABLE LIBRARY CELL
A portable cell is a generic logic cell that can be converted, by
means of a semi-automated/automated process, to a given fab-
rication technology. The portable library cells should be speci-
fied be means of a logic cell programming language, which is
independent of any fabrication process or design rules. Portable
logic cells that are specified in this manner can then be compiled
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Fig. 1. Technology specified in XML.
to any fabrication technology that is supported by the compila-
tion system.
III. SPECIFICATION OF THE FABRICATION TECHNOLOGY
Specification of a technology portable library cell requires a
standard format for specifying the design rules for all fabrication
processes. A standard format should be used by all foundries.
This will allow a standardized and reliable exchange of design
rules. Fig. 1 shows a portion of an Extensible Markup Language
(XML) file that can be used to manage design rules and fabri-
cation processes, in this case for the Hypres 1 [1].
IV. THE PORTABLE CELL
A fully specified portable cell must contain information about
the following aspects:
• Circuit—All circuit components should be specified in a
technology independent format.
• Layout—The layout for the cell should be specified in a
format that is also technology independent.
• Symbol—This is the cell view that will be used during
medium and large scale designs.
• Functionality—Behavioral description of the cell. This
is the criteria to which a newly compiled cell will be
verified and optimized.
A compiled cell must contain information about the following
aspects:
• Circuit—All circuit components, including parasitic
components, their exact extracted values and, junction
models must also be specified.
• Layout—The physical cell layout that complies with all
the design rules of the given fabrication technology.
1051-8223/$20.00 © 2005 IEEE
Figure 5.22: A portion f the XML description file for the 1kA/cm2 HYPRES fabrication
process. From [84].
A fully specified portable cell should contain the following information:
• Circuit – All circuit components specified in a technology independent format.
• Layout – The layout specified in a technology independent symbolic format.
• Symbol – The cell view that will be used for large designs.
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• Functionality – Behavioral description of the cell.
An RSFQ Destructive Readout Register (DRO) [73] was used as an example to describe
the portable cell specification procedure. The circuit is shown in Figure 5.23. A SPICE de-
scription of the circuit was the obvious technology independent way to capture the circuit.
GERBER et al.: SPECIFICATION OF A TECHNOLOGY PORTABLE LOGIC CELL LIBRARY FOR RSFQ 369
Fig. 2. A schematic representation of a RSFQ DRO gate.
Fig. 3. RSFQ DRO gate specified in a technology independent format.
• Symbol—This is the cell view that will be used during
medium and large scale designs.
• Functionality—The cell’s functional and timing charac-
teristics that will be used during logic simulations.
V. DEVELOPMENT OF A PORTABLE LIBRARY CELL
A. Circuit Capture
During circuit capture the circuit components and their values
are defined. This can be done by means of a technology inde-
pendent Spice deck or schematic. Fig. 2 shows the simplified
schematic representation of an RSFQ Destructive Readout Reg-
ister (DRO) gate [2]. Inputs, outputs and voltage supplies are de-
fined, so that they can be used during the placement and routing
of medium and large scale designs.
Fig. 3 shows a technology independent Spice deck of the same
DRO gate. Here CC is the junction critical current and is
the damping factor, which is the equivalent of the Steward-Mc-
Cumber parameter . No junction models are specified in the
portable Spice deck. These models are generated and incorpo-
rated into the Spice deck when the portable Spice deck is com-
piled to a specific fabrication technology.
B. Layout Capture
A compilable layout of a portable cell can be captured by
means of a technology independent symbolic layout [3]. Given
a fabrication technology, it is then possible to convert the sym-
bolic layout to a real layout [4].
Fig. 4 shows the symbolic layout of an RSFQ DRO gate. The
symbolic layout defines the layout boundaries, input, output and
voltage supply nodes, relative position of components, the con-
nections between components, physical layers that should be
used during the layout of components or connections, and vias
Fig. 4. The symbolic layout of a RSFQ DRO gate.
Fig. 5. Moore diagram for the RSFQ DRO gate.
that connect different layers. Connections can be specified in
one of two ways, namely:
• The real layout of the connection must have a specific
impedance or
• The real layout must have minimal impedance.
The first is used for the layout of inductors or resistors, while
the second is used for the layout of interconnects with parasitic
inductances. These parasitic inductances will be added to the
compiled circuit description. For each component or connection
the physical layer must also be specified, so that the component
characteristics can be extracted using the design rules.
C. Functional Capture
The standard way to define the functional description of a cell
is to use a Hardware Description Language (HDL) or a Moore
Diagram [5], [6]. Fig. 5 shows the Moore diagram for the RSFQ
DRO gate [6]. To simplify the design of the CAD tool a func-
tional test pattern is used to verify the functionality of a cell.
The functional test pattern must verify all transitions within the
Moore diagram and is generated manually by making use of the
Moore diagram. Table I shows the functional test pattern used
to verify the RSFQ DRO gate.
VI. COMPILATION OF A PORTABLE CELL
The compilation phase requires a specific fabrication tech-
nology to which the portable cell will be compiled. Once a
Figure 5.23: Circuit schematic of the RSFQ DRO. From [84].
A compilable layout of the portable cell was captured using an independent symbolic
layout description, as is shown in Figure 5.24(a). For a specified fabrication technology
the symbolic layout could then be converted into a real layout. The functionality of the
portable cell could be described by using a Hardware Description Language (HDL) or a
Moore diagram. The Moore diagram of the RSFQ DRO is shown in Figure 5.2 (b).GERBER et al.: SPECIFICATION OF A TECHNOLOGY PORTABLE LOGIC CELL LIBRARY FOR RSFQ 369
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Fig. 3. RSFQ DRO gate specified in a technology independent format.
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medium and large scale designs.
• Functionality—The cell’s functional and timing charac-
teristics that will be used during logic simulations.
V. DEVELOPMENT OF A PORTABLE LIBRARY CELL
A. Circuit Capture
During circuit capture the circuit components and their values
are defined. This can be done by means of a technology inde-
pendent Spice deck or schematic. Fig. 2 shows the simplified
schematic representation of an RSFQ Destructive Readout Reg-
ister (DRO) gate [2]. Inputs, outputs and voltage supplies are de-
fined, so that they can be used during the placement and routing
of medium and large scale designs.
Fig. 3 shows a technology independent Spice deck of the same
DRO gate. Here CC is the junction critical current and is
the damping factor, which is the equivalent of the Steward-Mc-
Cumber parameter . No junction models are specified in the
portable Spice deck. These models are generated and incorpo-
rated into the Spice deck when the portable Spice deck is com-
piled to a specific fabrication technology.
B. Layout Capture
A compilable layout of a portable cell can be captured by
means of a technology independent symbolic layout [3]. Given
a fabrication technology, it is then possible to convert the sym-
bolic layout to a real layout [4].
Fig. 4 shows the symbolic layout of an RSFQ DRO gate. The
symbolic layout defines the layout boundaries, input, output and
voltage supply nodes, relative position of components, the con-
nections between components, physical layers that should be
used during the layout of components or connections, and vias
Fig. 4. The symbolic layout of a RSFQ DRO gate.
Fig. 5. Moore diagram for the RSFQ DRO gate.
that connect different layers. Connections can be specified in
one of two ways, namely:
• The real layout of the connection must have a specific
impedance or
• The real layout must have minimal impedance.
The first is used for the layout of inductors or resistors, while
the second is used for the layout of interconnects with parasitic
inductances. These parasitic inductances will be added to the
compiled circuit description. For each component or connection
the physical layer must also be specified, so that the component
characteristics can be extracted using the design rules.
C. Functional Capture
The standard way to define the functional description of a cell
is to use a Hardware Description Language (HDL) or a Moore
Diagram [5], [6]. Fig. 5 shows the Moore diagram for the RSFQ
DRO gate [6]. To simplify the design of the CAD tool a func-
tional test pattern is used to verify the functionality of a cell.
The functional test pattern must verify all transitions within the
Moore diagram and is generated manually by making use of the
Moore diagram. Table I shows the functional test pattern used
to verify the RSFQ DRO gate.
VI. COMPILATION OF A PORTABLE CELL
The compilation phase requires a specific fabrication tech-
nology to which the portable cell will be compiled. Once a
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• Symbol—This is the cell view that will be used during
medium and large scale designs.
• Functionality—The cell’s functional and timing charac-
teristics that will be used during logic simulations.
V. DEVELOPMENT OF A PORTABLE LIBRARY CELL
A. Circuit Capture
During circuit capt re the circuit components and their values
are defined. This can be done by means of a technology inde-
pendent Spice deck or schematic. Fig. 2 shows the simplified
schematic representation of an RSFQ Destructive Readout Reg-
ister (DRO) gate [2]. Inputs, outputs a d voltag supplies are de-
fined, so that they can be used during the placement and routing
of medium and large scale designs.
Fig. 3 show a tec nology independent Spice deck of the same
DRO gate. Here CC is the junction critical current and is
the damping factor, which is the equivalent of the Steward-Mc-
Cumber parameter . No junction models are specified in the
portable Spice deck. These models are generated and incorpo-
rated into the Spice deck when the portable Spic de k is com-
piled to a specific fabrication technology.
B. Layout Capture
A compilable layout of a portable cell can be captured by
means of a technology independent symbolic layout [3]. Given
a fabrication technology, it is then possible to convert the sym-
bolic layout to a real layout [4].
Fig. 4 shows the symbolic layout of an RSF DRO gate. The
symbolic layout defines the layout boundaries, input, output and
voltage supply nodes, relative position of components, the con-
nections between components, physical layers that should be
used during the layout of components or connections, and vias
Fig. 4. The symbolic layout of a RSFQ DRO gate.
Fig. 5. Moore diagram for the RSFQ DRO gate.
that connect different layers. Connections can be specified in
one of two ways, namely:
• The real layout of the connection ust have a specific
impedance or
• The real layout must have minimal impedance.
The first is u ed for the layout of inductors or resistors, while
the second is used for the layout of interconnects with parasitic
inductances. These parasitic inductances will be added to the
compiled circuit description. For each component or connection
the hysical layer must also be specified, so that the component
characteristics can be extracted using the design rules.
C. Functional Capture
The standard way to define the functional description of a cell
is to use a Hardware Description Language (HDL) or a Moore
Diagram [5], [6]. Fig. 5 shows the Moore diagram for the RSFQ
DRO gate [6]. To simplify the design of the CAD tool a func-
tional t st pattern is used to verify the functionality of a cell.
The functional test pattern must verify all transitions within the
Moore diagram and is generated manually by making use of the
Moore diagram. Table I shows the functional test pattern used
to verify the RSFQ DRO gate.
VI. COMPILATION OF A PORTABLE CELL
The compilation phase requires a specific fabrication tech-
nology to which the portable cell will be compiled. Once a
(b)
Figure 5.24: (a) Symbolic layout of the RSFQ DRO, and (b) the Moore diagram of the RSFQ
DRO. From [84].
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After compilation, a fully specified portable cell should contain the following information:
• Circuit – All circuit components, including parasitic components, their extracted va-
lues and junction models should be specified.
• Layout – The physical layout that complies with the design rules of the specific fabri-
cation process.
• Symbol – The cell view that will be used for large designs.
• Functionality – The functional and timing characteristics of the cell.
The layout of circuit components, such as Josephson junctions, can be defined quite
rigidly and it is thus relatively easy to convert a captured layout to a real layout. How-
ever, it is not always possible to convert a resistor or inductor with specified component
values to fit into a predefined space on a layout. For this reason bendable structures were
defined, where the designer could define bending points and bending directions. The sym-
bolic versus real layouts of such bending structures are shown in Figure 5.25, for inductors
and resistors, respectively.
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Fig. 6. Symbolic versus real layout for a bendable inductor.
portable cell has been compiled, it can be used during circuit de-
velopment for small, medium and large scale designs. The com-
pilation of a portable cell is divided into three sections, namely
layout compilation, circuit compilation and functional compila-
tion.
A. Layout Compilation
During layout compilation, the symbolic layout is converted
into a real layout that can be used to manufacture a chip. The
layout structure of basic gates can be defined quite rigidly. A
simplified approach can therefore be used to define symbolic
layouts and the same approach can be used to convert sym-
bolic layouts to real layouts. One approach could be to make
use of bendable structures when defining the symbolic layout.
Bendable structures are used to define the connection between
two end nodes. Generally the positions of the nodes are known
and the connecting structure must have certain characteristics
(a specific impedance or resistance). Often it is not possible
to define a structure, with the desired characteristics, by only
varying the structure’s width. Sometimes the length also has to
be adapted. Bendable structures allow the developer to define
bending points and bending directions in the connecting struc-
ture. Figs. 6 and 7 show the symbolic versus real layout of an
inductor and resistor that utilizes bendable structures. A length
of the bendable structure, that is denoted by , may be varied to
obtain a suitable effective length for the physical structure. The
effective length can be approximated by simple 2D equations
[7]–[9]. Equation (1) and (2) gives the effective length approx-
imation for the structures shown in Figs. 6 and 7 respectively.
The effective length of the inductor is approximated by
for
for (1)
where w is the width of the inductor.
The effective length of the resistor is approximated by
for
for (2)
where w is the width of the resistor.
Fig. 7. Symbolic versus real layout for a corner bendable resistor.
Fig. 8. Graphical representation of , , and .
Suitable values for and , that will satisfy the requirements
of the component, can be found with (1) and (2). Once values for
and are found, a more exact method can be used to extract
parasitic components and exact impedance or resistance values
of the structures, they include Lmeter, FastHenry and Inductex
[7], [8].
B. Functional Compilation
The functional compilation comprises the verification and op-
timization of the cell. During this phase of compilation, the cell
is adapted to provide optimal yield as well as optimal timing
characteristics. This is done by iteratively changing the layout
of the cell, re-extracting the circuit structure, verifying the func-
tional description and analyzing the yield and timing character-
istics of the cell [10]. The functional test pattern can be used
to verify the functionality and logic timing parameters ( ,
and ) of the cell [11]. The logic timing
parameters can be found by changing (the arrival time of
the pulse relative to the clock signal) while verifying the func-
tionality of the cell. Fig. 8 shows a graphical representation of
standard timing parameters that will be used during logical sim-
ulation of the cell [11].
VII. RESULTS
As an example of how a portable cell can be used to imple-
ment a gate in different processes, a DRO cell was compiled
for the 1 and 4.5 processes from Hypres [1].
Fig. 9 shows the layout of a 250 DRO, laid out for Hypres’s
1 process. Fig. 10 shows the layout 355 DRO, laid
out for Hypres’s 4.5 process. The different configura-
tions (250 and 355 ) were used so that the differences
(a)
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pilation of a portable cell is divided into three sections, namely
layout compilation, circuit compilation and functional compila-
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During layout compilation, the symbolic layout is converted
into a real layout that can be used to manufacture a chip. The
layout structure of basic gates can be defined quite rigidly. A
simplified approach can therefore be used to define symbolic
layouts and the same approach can be used to convert sym-
bolic layouts to real layouts. One approach could be to make
use of bendable structures when defining the symbolic layout.
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inductor and resistor that utilizes bendable structures. A length
of the bendable structure, that is denoted by , may be varied to
obtain a suitable effective length for the physical structure. The
effective length can be approximated by simple 2D equations
[7]–[9]. Equation (1) and (2) gives the effective length approx-
imation for the structures shown in Figs. 6 and 7 respectively.
The effective length of the inductor is approximated by
for
for (1)
where w is the width of the inductor.
The effective length of the resistor is approximated by
for
for (2)
where w is the width of the resistor.
Fig. 7. Symbolic versus real layout for a corner bendable resistor.
Fig. 8. Graphical representation of , , and .
Suitable values for and , that will satisfy the requirements
of the component, can be found with (1) and (2). Once values for
and are found, a more exact method can be used to extract
parasitic components and exact impedance or resistance values
of the structures, they include Lmeter, FastHenry and Inductex
[7], [8].
B. Functional Compilation
The functional ompilation comprises the verification and op-
timization of the cell. During this phase of compilation, the cell
is adapted to provide optimal yield as well as optimal timing
characteristics. This is done by iteratively changing the layout
of the cell, re-extracting the circuit structure, verifying the func-
tional description and analyzing the yield and timing character-
istics of the cell [10]. The functional test pattern can be used
to verify the functionality and logic timing parameters ( ,
and ) of the cell [11]. The logic timing
parameters can be found by changing (the arrival time of
the pulse relative to the clock signal) while verifying the func-
tionality of the cell. Fig. 8 shows a graphical representation of
standard timing parameters that will be used during logical sim-
ulation of the cell [11].
VII. RESULTS
As an example of how a portable cell can be used to imple-
ment a gate n different processes, a DRO cell was compiled
for the 1 and 4.5 processes from H pres [1].
Fig. 9 shows the layout of a 250 DRO, laid out for Hypres’s
1 process. Fig. 10 shows the layout 355 DRO, laid
out for Hypres’s 4.5 process. The different configura-
tions (250 and 355 ) were used so that the differences
(b)
Figure 5.25: Symbolic versus real layout for (a) a bendable inductor, and (b) a bendable
resistor. From [84].
A length in the bendable structure, denoted by lv, can be changed to obtain a suitable
effective length for the physical structure. The effective length (le f f ) was approximated [78,
79] as
le f f ≈
{
lx + 2lv − 1.98w for lv ≥ w
lx for lv = 0
(5.5.1)
for i uctors, and as
le f f ≈
{
lx + ly + 2lv − 0.879w for lv ≥ w
lx + ly − 0.293w for lv = 0
(5.5.2)
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for resistors, where w is the width of the inductor or resistor, respectively.
Suitable values for w and lv can be found from (5.5.1) and (5.5.2) that will satisfy the
required component values. Once these values were found, exact and parasitic values could
be extracted using InductEx [74].
The functional compilation comprised the iterative optimization of the cell for yield and
also timing characteristics. This was done by iteratively changing the layout of the cell,
re-extraction of the of the circuit structure, verification of the functional description and
analysis of the yield and timing characteristics.
To illustrate the usefulness of the proposed procedure, the portable cell description of
the RSFQ DRO was compiled for two different fabrication processes, the HYPRES 1 kA/cm2
and the 4.5k A/cm2 process, respectively. The real layouts for the two processes are shown
in Figure 5.26.
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Fig. 9. The real layout of a RSFQ DRO gate that makes use of Hypres
1 process.
Fig. 10. The real layout of a RSFQ DRO gate that makes use of Hypres
4.5 process.
between the two layouts could be observed easily and to inves-
tigate the scalability of cells.
The 250 DRO has dimensions of and the
355 DRO has dimensions of . The 250
DRO has a hold time of 11 ps, a setup time of 7 ps and a prop-
agation delay time of 10.5 ps. The 355 DRO has a hold time
of 0 ps, a setup time of 4 ps and a propagation delay time of 9.4
ps. Using Monte Carlo based yield analysis with the parameter
spreads for the two fabrication technologies both circuits were
found to have a theoretical yield approaching 100% [7].
The computational time for compilation varied between one
and a few hours. The circuit optimization and inductance ex-
traction took the most time. All the tasks that were performed
during compilation could be parallelized effectively. A parallel
implementation showed a speed increase of 30 when 70 ma-
chines were utilized.
VIII. CONCLUSION
The fabrication technology data contained within the XML
file can be used by a CAD tool to
• construct and manage Josephson junction models,
• create and manage Monte Carlo Parameters,
• automate yield analysis and optimization, and
• to convert symbolic layout to real layout.
The XML file format was chosen because of its exchange-
ability, readability, well specified format and the availability
of commercial as well as free XML parsers. The technology
data contained within the XML file can easily be converted to a
format that can used by other CAD tools.
The process variations that are specified within the tech-
nology file is used to calculate exact component variations.
These variations are used during automated yield analysis and
optimization [8], while the design rules that are specified within
the fabrication technology file is used to produce layouts that
do not violate any of the design rules.
There are different ways to define compiled cell. One possi-
bility would be to define the cell according to its interface char-
acteristics. The interface of the cell can be defined in two pos-
sible ways, namely:
1) the characteristic impedance of the passively matched
transmission lines that it is designed to interface with (2
, 4 , or 6 )
2) the characteristic critical junction currents of the JTLs
that it is designed to interface with (125 , 177 or
250 )
Bendable structures were used because they are simple to im-
plement, sufficient for implementation in rigid layouts, can pro-
vide a wide range of impedance or resistance values and reduces
the complexities needed to implement an automated CAD tool.
The bendable structures also yield physical layouts that are very
closely related to the symbolic layout. This gives the designer
great control over the final layout of the cell. The simple imple-
mentation does however not allow fully automated placement
and routing. This however is a limitation of the current imple-
mentation and can be realized by a more complex tool. Another
feature that can be added easily and without much effort is, cir-
cuit compaction.
Close integration between the circuit structure, layout, as well
as the use of the symbolic layout and fabrication technology,
simplifies circuit extraction because the characteristics of most
components are known when they are laid out.
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Figure 5.26: The real layout of the RSFQ DRO (a) for the 1 kA/cm2 HYPRES process, and
(b) the 4.5 kA/cm2 HYPRES process. From [84].
5.5.2 The RSFQ-Asynchronous Timing design thodology
Asynchronous timing plays an important role in the design of superfast superconducting
digital electronic circuits. However, the absence of design automation tools severely ham-
pers progress made in this field. That can largely be attributed t the fact that super- and
semiconductor technologies are substantially different in nature, making it difficult to make
use of existing semiconductor CAD tools.
With that in mind, the RSFQ-Asynchronous Timing (RSFQ-AT) timing schem was pro-
posed [85]. Using the design methodology made it possible to make use of existing semi-
conductor based CAD tools.
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In essence the RSFQ-AT scheme is a combination of the straight-line clock-follow-data
and dual-rail (data driven) clocking schemes [86]. In this scheme the clock signals are pro-
pagated through the data path at maximum speed, triggering an event when the end of the
data path was reached. In doing so, it is known that the circuit is ready to perform more
work.
The basic implementation of an RSFQ-AT cell is shown in Figure 5.27. The pulse splitter
provides the clock distribution, while the clocking logic is provided by the timing element.GERBER et al.: RSFQ-AT: A NEW DESIGN METHODOLOGY FOR IMPLEMENTATION IN CAD AUTOMATION 273
Fig. 2. Proposed organization for the design of asynchronous logic cell.
Fig. 3. RSFQ-AT pulse representation (a) logical ‘1’ and (b) logical ‘0’.
C-element. The basic topology can however be optimized for
specialized cases so that less junctions are used.
In RSFQ-AT circuits, all SFQ data pulses that propagate
between logic cells are accompanied by a clock pulse, the
dual-rail portion of RSFQ-AT. With RSFQ-AT as with other
dual-rail clocking schemes, clock skew is of little or no im-
portance, because it does not directly influence the maximum
operating speed of a circuit [5]. To simplify the design process
and to reduce clock skew and clock jitter the two pulses run in
parallel passively matched transmission lines [6], [8]. The use
of such passively matched transmission lines will reduce clock
jitter, minimize clock skew and reduce the overall size of the
circuit [9], [10].
In RSFQ-AT, the concurrent arrival of a clock and a data pulse
indicates a logical ‘1’. The arrival of a clock pulse without any
data pulse indicates a logical ‘0’. The SFQ pulse is allowed to
precede the clock pulse and this will also indicate a logical ‘1’.
However, if the SFQ data pulse follows the clock pulse by some
critical time, which is defined for each cell, a logical ‘0’ will be
indicated. The required logical ‘1’ will only be indicated with
the arrival of the next clock pulse and this will generally indicate
a clocking violation and cause the circuit to function incorrectly.
Fig. 3 shows the arrival of pulses along with their logic repre-
sentation for RSFQ-AT.
This RSFQ-AT logic representation will at first seem very
similar to the standard representation. However, the dual-rail
encoding makes the association between clock pulses and data
pulses much more directly. There is no concept of a pulse
window. The RSFQ-AT logic representation can easily be
converted to a voltage state logic representation. Fig. 4 shows a
comparison between the logic representations of RSFQ-AT and
the standard RSFQ logic state representation (a_data is the logic
Fig. 4. RSFQ-AT pulse representation compared with voltage state logic.
equivalent for RSFQ-AT, while a is the logic equivalent for
standard RSFQ). The inclusion of timing dynamics within the
cells, the removal of the synchronizing clock pulse and the easy
conversion to standard voltage state logic makes it possible to
design pulse based logic circuits using well established voltage
state logic design methodologies. Simple conversion tools
will make it possible to use available semiconductor-based
CAD tools, including logic synthesizers, to develop RSFQ-AT
circuits. This will be advantageous to RSFQ circuit designers
due to the current lack of RSFQ logic synthesizers.
IV. RSFQ-AT CELLS
The AND cell was the first cell that was implemented in
RSFQ-AT [3]. The cell was tested through simulation, at
frequencies of up to 20 GHz and functioned correctly. Further
timing optimization and reducing the number of Josephson
junctions to 20, the asynchronous AND cell was simulated to
operate correctly at a frequency of 50 GHz.
The RSFQ-AT AND cell was designed by making use of an
already optimized and verified AND cell [11]. A existing Muller
C-element was used as the timing element [12]. The timing
element was tuned to provide enough clock delay to prevent
the violation of the setup time of the AND cell. The operating
speed of the cell was increased by almost 30% by changing the
damping factor, for each junction, to a value of two. Fur-
ther speed increases were achieved by removing some buffering
junctions that were part of the initial block design approach.
Buffering junctions form part of the original logic cells that
allow these cells to be connected to any other cells. In some
cases, when cells are only connected to one specific cell, these
junctions can be removed without effecting the functioning of
the larger compound cell.
Other implementations of the Muller C-element only requires
one junction, which allows further optimization of the cell [5].
Fig. 5 shows a simplified schematic diagram of the RSFQ-AT
AND cell. The cell was optimized using Generic Optimization
and Monte Carlo based yield analysis until it showed a theoret-
ical yield that was approaching 100% [13], [14].
V. RESULTS
Most of the available RSFQ cell library was converted to
RSFQ-AT. All the logic functions of the RSFQ-AT cells were
implemented using existing optimized RSFQ logic cells. All
complete RSFQ-AT cells were optimized and tested as the
Figure 5.27: Basic implementation of an RSFQ-AT cell. From [85].
In order to test the viability of the RSFQ-AT clocking scheme, a 4-bit RSFQ-AT multiplier,
amongst others, was implemented and compared to the results obtained by a different re-
search group [87]. The results of the two implementations of the 4-bit multiplier are shown
in Table 5.3 [85]. In the table tc is the time required for the circuit to compute an answer,
which is the time between the last input clock and the output clock (tc = tclko − tclki), and
fmax is the maximum simulated clock frequency.
Table 5.3: Comparison of 4-bit multiplier implementations
RSFQ multiplier RSFQ-AT multiplier
JJ count ±1100 ±1300
tc >500 ps ±221 ps
fmax <29 GHz >29 GHz
The results showed that the RSFQ-AT 4-bit multiplier required less than 20% more junc-
tions than the standard version, but hat the more elegant clocking schem led to a more
than twofold increase in execution speed. In addition, the RSFQ-AT implementation was de-
veloped by using standard semiconductor design methodologies, which markedly educed
development time.
In order to verify the application of the RSFQ-AT design approach for more complex
circuits, an asynchr nous 4-bit RISC micropr essor with Harvard arch tecture was de-
signed [88].
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To provide basic functionality the microprocessor operation set included Load, Store,
Add, Subtract, Jump, Conditional jump, AND, OR, XOR, Push, Pop and Stop. The system
diagram of the final design for the microprocessor is shown in Figure 5.28.GERBER et al.: DESIGN OF AN ASYNCHRONOUS MICROPROCESSOR USING RSFQ-AT 491
Fig. 3. Dual-rail input pair state diagram.
Fig. 4. Verilog model for one clock/data input pair.
Fig. 3 shows the state diagram for the RSFQ-AT clock/data
input pair and is generally used to model timing violations of
any RSFQ-AT gate. Three possible states of the clock/data input
pair are possible, namely, data arrives before the clock (Case 1),
data arrives with the clock (Case 2) (this state is only needed
for correct Verilog modeling), and data arrives after the clock
(Case 3). A timing violation occurs when a clock/data input pair
remains in State 2 for more than the allowed critical delay time
[5]. A Verilog model for one the clock/data input pair is shown
in Fig. 4 (some begin/end statements were removed).
III. ARCHITECTURE
The object was to design a microprocessor which consists
of 8000 junctions ( 800 logic gates), so that the processor
can be implemented on a standard integrated circuit
utilizing the 4.5 Hypres process [12].
The design has to be extremely simple and effective, with
a limited instruction set. It was decided to make use of a hy-
brid, synchronous (RSFQ) and asynchronous (RSFQ-AT) de-
sign. The advantages have been discussed before [6]–[9]. How-
ever, the overall system still had to operate asynchronously. This
allowed for the use of the most appropriate synchronicity, uti-
lizing the intrinsic advantages of RSFQ and RSFQ-AT, in spe-
cific subsystems of the microprocessor.
A RISC microprocessor with Harvard architecture was de-
signed, as it simplifies pipelining and allows for simple branch
Fig. 5. Microprocessor system design.
prediction. The processor has a 4-bit address word, a 9-bit in-
struction word, 4-bit data word, a pipeline with fetch and de-
code/execute, a program counter, instruction register and accu-
mulator. A 4 16-bit Operand Memory and a 9 16-bit In-
struction memory were used. Microprocessor operations needed
to include Load, Store, Add, Subtract, Jump, Conditional jumps,
And, Or, Xor, Push, Pop, and Stop, to provide basic function-
ality. Fig. 5 shows the system diagram of the final design for the
microprocessor.
The microprocessor’s operation is triggered by a pulse on the
Reset pin. This triggers a Read operation in the Program Counter
register (PC Register), which will propagate the instruction ad-
dress (“0000” at startup) to the next stage of the system. The nec-
essary control and clock pulses always accompany the data path.
The generated address splits to the incrementor and the address
decoder. At the incrementor the received value is incremented
and then written back to the program counter register, awaiting
the next fetch command. The appropriate memory offset is gen-
erated by the address decoder. The relevant instruction is read
from the instruction memory and sent to the instruction register.
From here the instruction is propagated to the instruction decode
section. As the instruction leaves the instruction register a con-
trol signal is fed back to the program counter to initiate the next
fetch stage of the pipeline.
At the instruction decoder the data/address section of the in-
struction is placed upon the bus and the necessary command
controls is generated to ensure correct functioning of the exe-
cution block. The five sections of the execution block are con-
nected by means of two buses. The first bus serves as a path for
pulses propagating downwards. Any section can thus commu-
nicate with another section situated below it by means of the
downward bus. The second bus controls the upward pulse prop-
agation. A section can thus communicate with another section
situated above it by means of this bus.
Figure 5.28: System diagram of the final microprocessor design. From [88].
The microprocessor implementation was not optimized for speed or Josephson junction
count, and consisted of approximately 5300 junctions. Th logic functioning of the circuit
was verified by Verilog simulations. A summary of instruction operation times for selected
instructions is listed in Table 5.4.
Table 5.4: Operation times of selected instructions
Instruction Address mode Operation time
LOAD Immediate 370 ps
LOAD Direct 605 ps
STORE – 438 ps
ADD/SUB Immediate 890 ps
OR Direct 722 ps
OR Immediate 808 ps
PUSH – 476 ps
POP – 419 ps
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The logic implementation of the 4-bit microprocessor, using the RSFQ-AT design methodo-
logy, demonstrated that it was possible to utilize existing semiconductor architectures and
tools to implement complex RSFQ circuits.
5.6 NioCAD
The research that was done on yield prediction, circuit optimization, layout-based circuit
component extraction and building blocks for programmable circuits led to a realization
that we may well be able to combine the diverse set of tools into a Computer Aided Design
(CAD) suite of tools for superconducting circuit layout. The idea was based on the fact
that, unlike the semiconductor industry, the layout of superconducting circuits was done by
hand, with the help of a range of non-integrated software tools.
Myself, Coenrad Fourie (now a colleague) and a postgraduate student, Retief Gerber,
shown in Figure 5.29(a), decided to try to raise industry funding for the development of
a fully integrated professional CAD suite. We were fortunate to get a R8.1 million grant
from the SA Government through the Innovation Fund, which gave us 2½ years to develop
the tools. An initial team of 5 engineers and computer scientists, shown in Figure 5.29(b),
started with the software development in February 2007.
(a) (b)
Figure 5.29: (a)The founding members of NioCAD: Coenrad Fourie (left), myself (middle)
and Retief Gerber (right). (b) The initial NioCAD development team: Craig Oliver (left),
Dirk Bull, Jan Pool, Henk Marais and Tjaart van der Walt (right).
A further R12.5 million was obtained from the Industrial Development Corporation, making
it possible to form an independent spinoff company, NioCAD, in September 2009, with the
three founder members and Stellenbosch University as partial equity holders.
The basic concept was to develop a superconductor CAD package that would provide a
complete and integrated solution for the development of superconducting circuits, includ-
ing the following functionality:
• Circuit capture – Drawing circuit elements using a schematic editor and/or a text editor;
• Circuit simulation – A SPICE simulator to verify circuit operation;
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• Mask capture – A graphics editor to define layout structures;
• Component extraction – The 3D extraction of components from the circuit layout, using
tools such as InductEx;
• Circuit optimization – A process of constantly changing circuit component values, si-
mulating and evaluating the circuit in order to, for example, obtain better yield;
• Logic cell characterization - The characterization of a subcircuit in order to create a logical
model that can be used in larger scale designs and logic simulations.
A block diagram of the envisaged NioCAD system is shown in Figure 5.30 [89]. 4
Fig. 1. Block diagram of the NioCad system used in small and medium scale
design.
Fig. 2. Block diagram of the NioCad system used in large scale design.
be to use design methodologies that will allow for easy con-
version between RSFQ and semiconductor technologies. This
will allow circuit developers to make use of semiconductor
synthesis tools. RSFQ-AT is one such possibility [10].
Large scale design CAD tools should provide a mechanism
for:
• capturing the behavioral description;
• synthesizing the behavioral description;
• verifying the logic against the behavioral description and
• easily changing from large to medium and small scale
design.
V. RESULTS
The in-depth investigation into the requirements of RSFQ
and cutting edge semiconductor CAD tools has led to the
development of the NioCAD system. The NioCAD system
attempts to bridge the gap between superconducting and
semiconductor design.
Fig. 1 shows a block diagram and data exchange paths of all
the NioCAD modules that are required for the design of small
and medium scale RSFQ circuits. Fig. 2 shows the modules
that are required for large scale RSFQ design.
As the system is still under development and some portions
still need to be implemented, only key aspects which have
already been implemented will be discussed here.
A. NioCir - The Integrated circuit management system
NioCir uses an integrated circuit management approach for
the handling of small and medium scale circuits. NioCir was
Fig. 3. The NioCir implementation of an inductor circuit component.
written as an expandable library of extendible objects and
functions that allows for easy and custom management of any
type of electronic circuit. NioCir manages all circuit views;
schematic, circuit and layout.
NioCir handles margin, yield, noise and bit error rate anal-
ysis of all circuits, independent of the simulators that are used
and allows for technology-independent circuits. NioCir also
allows for more control over simulations (distributed and non-
distributed). NioCir allows for easy data exchange between
different portions of the NioCAD system. NioCir also allows
circuit designers to use a circuit simulator of their choice.
Fig. 3 shows part of the internal data structure that is used
to represent an inductor is in NioCir. It also shows how the
different views (schematic, layout and circuit) of the inductor
are interlinked within NioCir. The close integration, within
NioCir, between the different circuit views allows for easy
conversion between them. The data structures that manage
the layout view make use of, component-based electronic
connection-orientated structures that allow changes in one
view to affect the other. This makes it possible to do circuit
optimization on the layout level.
B. NioSchem - Schematic capture
NioSchem only handles the Graphical User Interface (GUI)
of schematic capture for both small and medium scale de-
sign. NioSchem provides for the circuit to be captured in a
technology-portable way and makes use of a simplified junc-
tion representation for schematic circuits. The standard and
technology-independent simplified junction representations are
shown in Fig. 4(a) and 4(b) respectively.
Figure 5.30: Block diagram of the NioCAD system. From [89].
The layout and physical models of components were tightly linked in the software, so
that a change in the one would be carry over over the the other. As an example, the linkage
between the physical and layout model of an inductor is shown in Figure 5.31.
The NioCAD system was launched as the NioPulse suite, and a screenshot of the Graph-
ical User Interface (GUI) of the circuit capture component is shown in Figure 5.32 while the
circuit parameters of a selected Josephson junction is being defined.
The software was developed in consultation with the major role players in Europe, Japan
and the USA (specifically the fabrication company HYPRES), in order to incorporate the
tools and the look-and-feel that designers are used to. Version 2 of the NioPulse software
suite was released in 2012.
NioCAD closed its doors towards the end of 2012, mainly due to internal strife and mis-
trust between the funders. Fortunately the intellect al property rev rt d back to Stellen-
bosch University. Coenrad Fourie subsequently developed the 3D circuit extraction soft-
ware InductEx up to the point where it is probably the benchmark in the superconducting
research arena.
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Fig. 1. Block diagram of the NioCad system used in small and medium scale
design.
Fig. 2. Block diagram of the NioCad system used in large scale design.
be to use design methodologies that will allow for easy con-
version between RSFQ and semiconductor technologies. This
will allow circuit developers to make use of semiconductor
synthesis tools. RSFQ-AT is one such possibility [10].
Large scale design CAD tools should provide a mechanism
for:
• capturing the behavioral description;
• synthesizing the behavioral description;
• verifying the logic against the behavioral description and
• easily changing from large to medium and small scale
design.
V. RESULTS
The in-depth investigation into the requirements of RSFQ
and cutting edge semiconductor CAD tools has led to the
development of the NioCAD system. The NioCAD system
attempts to bridge the gap between superconducting and
semiconductor design.
Fig. 1 shows a block diagram and data exchange paths of all
the NioCAD modules that are required for the design of small
and medium scale RSFQ circuits. Fig. 2 shows the modules
that are required for large scale RSFQ design.
As the system is still under development and some portions
still need to be implemented, only key aspects which have
already been implemented will be discussed here.
A. NioCir - The Integrated circuit management system
NioCir uses an integrated circuit management approach for
the handling of small and medium scale circuits. NioCir was
Fig. 3. The NioCir implementation of an inductor circuit component.
written as an expandable library of extendible objects and
functions that allows for easy and custom management of any
type of electronic circuit. NioCir manages all circuit views;
schematic, circuit and layout.
NioCir handles margin, yield, noise and bit error rate anal-
ysis of all circuits, independent of the simulators that are used
and allows for technology-independent circuits. NioCir also
allows for more control over simulations (distributed and non-
distributed). NioCir allows for easy data exchange between
different portions of the NioCAD system. NioCir also allows
circuit designers to use a circuit simulator of their choice.
Fig. 3 shows part of the internal data structure that is used
to represent an inductor is in NioCir. It also shows how the
different views (schematic, layout and circuit) of the inductor
are interlinked within NioCir. The close integration, within
NioCir, between the different circuit views allows for easy
conversion between them. The data structures that manage
the layout view make use of, component-based electronic
connection-orientated structures that allow changes in one
view to affect the other. This makes it possible to do circuit
optimization on the layout level.
B. NioSchem - Schematic capture
NioSchem only handles the Graphical User Interface (GUI)
of schematic capture for both small and medium scale de-
sign. NioSchem provides for the circuit to be captured in a
technology-portable way and makes use of a simplified junc-
tion representation for schematic circuits. The standard and
technology-independent simplified junction representations are
shown in Fig. 4(a) and 4(b) respectively.
Figure 5.31: The linkage between the physical and layout model of an inductor as imple-
mented in the NioCAD system. From [89].
Fig re 5.32: Screenshot of the GUI of the circuit capture component of the NioPulse suite
while the circuit parameters of a selected Josephson junction is being defined.
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5.7 Summary
In this chapter the post-Berkeley research activities in low-Tc superconducting circuits at
Stellenbosch University was described.
The contributions included the work on yield prediction of circuits based on the layout
of circuits [65], circuit optimization by using genetic algorithms [71], advanced techniques
for accurate 3D circuit component extraction and yield prediction [73, 74, 78, 79], novel su-
perconducting circuit building blocks [80, 81] and various CAD tools [84, 85, 88].
These contributions naturally led to the establishment of the spinoff company NioCAD
and the development of the NioPulse software suite [89].
During this exciting period I was blessed to work with remarkable students, such as
Coenrad Fourie and Retief Gerber. My journey with Coenrad started with the supervision
of his undergraduate final year project, continued as supervisor for both his Master’s and
PhD studies, and is still continuing as a colleague. Retief opened my eyes with his intuitive
gut feeling for software architecture.
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High-temperature superconductor
device fabrication research at
Stellenbosch
During the years we have been able to establish a reasonably well-equipped fabrication fa-
cility in the superconductivity laboratory, which included basic photolithography down to
about 20 µm line-widths, thin film deposition capabilities (pulsed laser deposition, sputter-
ing and thermal evaporation), wet- and dry etching capabilities, and also advanced inspec-
tion tools, such as a desktop SEM, an AFM and STM, and also optical microscopes.
Most of the existing fabrication equipment had to be modified to be able to do what was
required, and some had to be designed and built from scratch, such as the argon ion-mill.
Although the main focus of our research was on low-Tc superconducting circuits, we
also diverted some of our effort to the deposition of high-Tc materials and the fabrication of
Josephson junctions/weak links.
6.1 Electric field enhanced pulsed-laser deposition of YBCO
Due to limited resources most of our fabrication equipment were either modified to fit our
needs, or designed and built in our laboratory. The pulsed-laser deposition system was such
a system. It was initially modified for the deposition of high-Tc superconductors and then
continually adapted to try to optimize the quality of the films.
In order to investigate whether the in situ application of electric fields could possibly
improve the crystallinity of YBCO thin films, the laser deposition system was modified to
allow for the application of electrical fields during depositions [90]. The electric field was
created in the vacuum chamber of the deposition system by application of a high voltage
to an electrode that could be mounted in an in-line and a 45◦ off-axis configuration, as is
shown in Figure 6.1.
YBCO films were deposited on MgO single crystalline substrates by pulsed laser depo-
sition. The laser beam was focused onto an area of approximately 2 mm×5 mm of a rotating
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Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 6. HIGH-TEMPERATURE SUPERCONDUCTOR DEVICE FABRICATION RESEARCH
AT STELLENBOSCH 105
(a) (b)
Figure 6.1: Schematic of the experimental setup of the high voltage electrode inside the
vacuum chamber of the pulsed laser deposition system. (a) In-line configuration. (b) 45◦
off-axis configuration. From [90].
stoichiometric YBCO target with a diameter of 50 mm. The separation between the target
and substrate was fixed at 90 mm. The films were deposited at a substrate temperature of
726◦ C in an oxygen pressure of 7×10−2 mbar for 30 minutes. The thickness of the deposited
YBCO films were approximately 190 nm. After deposition the films were annealed in situ at
500◦ C for 30 minutes at 1 bar.
Deposited thin films were tested at applied high voltage values ranging from -1 kV to
+5 kV. Electrostatic simulations [91] were done to observe the electric field patterns for the
in-line and 45◦ off-axis configurations at an applied voltage of +1 kV. The observed patterns
are shown in Figure 6.2.
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Fig. 6. Simulations of the static electric fields inside the PLD chamber for an
applied voltage of 1 kV, the two different electrode configurations: (a) in-line
configuration and (b) 45 off-axis configuration. The arrowheads indicate the
direction of the electric field. Darker, larger arrowheads indicate higher fields.
The target-holder and target are on the left. The substrate and substrate-heater
are on the left. The figures show a top-view of the E-fields on a cross-section
through the center of the substrate.
For a positive applied voltage with the in-line setup, the elec-
tric field is directed away from the electrode towards the target
and substrate, as can be seen in Fig. 6(a). This may slow down
(repel) any ion species in the plume approaching the electrode
from the target and accelerate any ions that make it past the elec-
trode. This action would also tend to reduce the ion concentra-
tion and energetic species in the plume that reaches the substrate
and impair proper film growth.
In the case of an optimum positive voltage applied in the
off-axis electrode configuration, the electric field is concen-
trated at the target and is much weaker at the substrate (see
Fig. 6(b)). This localized electric field may cause the target sur-
face to charge up, leading to the enrichment of the ionic species
available in the ablation plume. Increasing this voltage above
optimum may cause the ions present in the plasma plume to be
accelerated by the electric field, leading to ion bombardment
and the degradation of the film’s surface.
IV. CONCLUSION
The in-situ application of electric field during the pulsed de-
position of YBCO thin films to enhance their superconducting
properties, was successfully demonstrated.
By applying a potential of 1 kV in an off-axis electrode con-
figuration, thin films with a of 91 K and of 1.4 K
were obtained. Applying a negative voltage deteriorates the su-
perconducting properties of the films.
The exact mechanisms responsible for this improvement are
unknown. A possible explanation might be that the localized
electric field may cause the target surface to charge up. The ab-
lation of the charged target material enriches the ionic species
available in the ablation plume. The plume is therefore more
reactive, improving the superconductor crystal growth. The re-
sulting films therefore show better superconducting properties.
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TABLE I
SUMMARY OF FILM PROPERTIES
Fig. 6. Simulations of the static electric fields inside the PLD chamber for an
applied voltage of 1 kV, the two diff rent electrode configurations: (a) in-line
configuration and (b) 45 off-axis configuration. The arrowheads indicate the
direction of the electric field. Darker, larger arrowheads indicate higher fields.
The target-holder and target are on the left. The substrate and substrate-heater
are on the left. The figures show top-view of the E-fields on a cross-section
through the center of the substrate.
For a positive applied voltage with the in-line setup, the elec-
tric field is directed away from the electrode towards the target
and substrate, as an be seen in Fig. 6(a). This may slow down
(repel) any ion species in the plume approaching the electrode
from the target and accelerate any ions that make it past the elec-
trode. This action would also tend to reduce the ion concen ra-
tion and energetic species in the plume that reaches the substrate
and impair proper film growth.
In the case of an optimum positive voltage applied in the
off-axis electrode configuration, the electric field is concen-
trated at the target and is much weaker at the substrate (see
Fig. 6(b)). This localized electric field may cause the target sur-
face to charge up, leading to the enrichment of the ionic species
available in the ablation plume. Increasing this voltage above
optimum may cause the ions present in the plasma plume to be
accelerated by the electric field, leading to ion bombardment
and the degradation of the film’s surface.
IV. CONCLUSION
The in-situ application of electric field during the pulsed de-
position of YBCO thin films to enhance their superconducting
properties, was successfully demonstrated.
By applying a potential of 1 kV in an off-axis electrode con-
figuration, thin films with a of 91 K and of 1.4 K
were obtained. Applying a negative voltage deteriorates the su-
perconducting properties of the films.
The exact mechanisms responsible for this improvement are
unknown. A possible explanation might be that the localized
electric field may cause the target surface to charge up. The ab-
lation of the charged target material enriches the ionic species
available in the ablation plume. The plume is therefore more
reactive, improving the superconductor crystal growth. The re-
sulting films therefore show better superconducting properties.
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Figure 6.2: Simulations of the static field inside the vacuum chamber f the pulsed laser
deposition system at an applied voltage of +1 kV. (a) In-line configuration. (b) 45◦ off-axis
configuration. The arrowheads indicate the direction of the electric field. Darker, larger
arrowheads indicate higher fields. From [90].
As can be seen in Figure 6.2(a), the in-line configuration cr ated a relatively unif rm
perpendicular electric field in the region of the substrate and target. On the other hand,
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with the off-axis configuration, all the electrical field lines were concentrated to the side of
the target closest to the electrode, producing practically no field at the substrate, as is shown
in Figure 6.2(b).
Susceptibility measurements were done for YBCO thin films that were deposited at dif-
ferent voltage values, for both the in-line and 45◦ off-axis configurations. These are impor-
tant measurements, as the measured value of the critical temperature (Tc) and the width of
the transition from the superconducting to the normal state (∆Tc) gives a good indication of
the quality of the deposited YBCO thin film. Plots of the measured susceptibility values are
shown in Figure 6.3 and the measured superconducting properties are summarized in Table
6.1.3388 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 19, NO. 3, JUNE 2009
Fig. 1. Schematic of the experimental set-up of the wire ring electrode inside
the PLD chamber: (a) in-line configuration and (b) 45 off-axis configuration.
5 mm diameter HV wire, curled into a loop. The loop diameter
was 60 mm. The one end of the wire (inside the PLD chamber)
was kept open and was insulated with a HV stub, while the other
end was connected to the HV source (outside the chamber). The
coil therefore never carried any significant current to produce a
magnetic field.
Fig. 1 shows a schematic illustration of the in situ electrode
placement during deposition and annealing. Two electrode con-
figurations were investigated. The first was an in-line configura-
tion, shown in Fig. 1(a), where the electrode is placed halfway
in between the target and substrate. The plume passes directly
through the center of the electrode. In the second configuration
[Fig. 1(b)], the electrode is placed out of the path of the abla-
tion plume, 45 off-axis with respect to the target. Fig. 6 shows
the results of electrostatic simulations [10], neglecting the ef-
fect of the plume and its dynamics, for these two electrode con-
figurations. The simulations show that the in-line configuration
creates a relatively uniform perpendicular electric field in the re-
gion of the substrate and target [see Fig. 6(a)]. While, with the
off-axis configuration, all the E-field lines are concentrated to
the side of the target closest to the electrode, producing practi-
cally no field at the substrate [see Fig. 6(b)].
Proper electrical insulation of the electrode is essential to
prevent plasma glow discharge from occurring during deposi-
Fig. 2. The measured susceptibility results of the YBCO thin films deposited
with the in-line electrode configuration.
Fig. 3. Susceptibility measurement results of the YBCO thin films deposited
with the off-axis electrode configuration, for various applied voltages.
tion. The high temperatures and vacuum conditions make it ex-
tremely hard to insulate the electrode properly. Initial qualita-
tive experiments were run with a flat disc shaped electrode in-
sulated with an epoxy resin compound. The disc electrode was
positioned similarly to that shown in Fig. 1(b), and the substrate
was also rotated 45 to be parallel to the electrode face. The
resin could not withstand the high deposition temperatures and
softened after approximately 20 minutes, resulting in the high
voltage breaking through the insulation and arc discharge of the
electrode. A very uneven film thickness was also produced due
to the slant of the substrate with respect to the plume. It was
therefore decided to use HV wire to fashion the electrode and
position the substrate in the more conventional on-axis config-
uration shown in Fig. 1. To offer added heat resistance, the HV
wire is threaded through molded glass tubing. This also helps
the electrode to keep its shape.
B. Characterization
X-ray diffraction (XRD) with monochromated radi-
ation was used to analyze the crystallinity the films.
(a)
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tion. The high temperatures and vacuum conditions make it ex-
tremely hard to insulate the electrode properly. Initial qualita-
tive experiments were run with a flat disc shaped electrode in-
sulated with an epoxy resin compound. The disc electrode was
positioned similarly to that shown in Fig. 1(b), and the substrate
was also rotated 45 to be parallel to the electrode face. The
resin could not withstand the high deposition temperatures and
softened after approximately 20 minutes, resulting in the high
voltage breaking through the insulation and arc discharge of the
electrode. A very uneven film thickness was also produced due
to the slant of the substrate with respect to the plume. It was
therefore decided to use HV wire to fashion the electrode and
position the substrate in the more conventional on-axis config-
uration shown in Fig. 1. To offer added heat resistance, the HV
wire is threaded through molded glass tubing. This also helps
the electrode to keep its shape.
B. Characterization
X-ray diffraction (XRD) with monochromated radi-
ation was used to analyze the crystallinity the films.
(b)
Figure 6.3: Measured susceptibility results of YBCO thin films deposited with the (a) in-line
configuration, and (b) the 45◦ off-axis c nfiguration. From [90].
Table 6.1: Summary of YBCO film properties
Setu Voltage Tc ∆Tc
(kV) (K) (K)
In-line -1 80.5 7.6
In-line +1 87.1 3.3
Off-axis -1 84.8 5.4
Off-ax s 0 88.5 2.4
Off-axis +1 91.1 1.4
Off-axis +2 88.0 2.6
Off-axis +5 82.9 4.3
From m asured dat it was evident that the application of a +1 kV voltage in the off-axis
configuration resulted in the best YBCO film quality. The application of a negative voltage
deteriorated the properties of the thin films, irrespective of the configuration.
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6.2 A novel buffered step-edge Josephson junction
Numerous topologies for the fabrication of high-Tc Josephson junctions have been proposed,
including bi-crystal and bi-epitaxial junctions, constriction junctions, ramp type and step-
edge junctions.
Due to the freedom that is offered with step-edge junctions, it was decided to investigate
the fabrication of such a junction in our laboratory [92].
A well defined step-edge is of prime importance. Normally oxides such as CeO2 on
Yttria-stabilized zirconia (YSZ) substrates and SrTiO3 on MgO substrates are used as buffer
layers, as they offer good lattice matching properties with the high-Tc superconducting ma-
terial, YBCO. However, these materials exhibit very slow etch rates that have a significant
influence on the step-angles. It was shown [92] that an ideal buffer layer was found in
PrBa2Cu3O7−δ (PBCO), not only with regard to a faster etch rate, but also excellent lattice
matching.
In order to predict the step-angle, a model proposed by Wu et al. [93] was adapted for
our system requirements. The two main variables, as shown in Figure 6.4(a) and Figure
6.4(b) respectively, are:
• α: The incident etching ion-beam angle measured relative to the substrate normal;
• β: The substrate rotational angle.
These two angles were used to define the shading angle (φ), as shown in Figure 6.4(c),
which should be smaller than the sidewall angle of the photoresist step (θ), as shown in
Figure 6.4(d). From simple geometry it can be written that
tan φ =
h
s
=
h
r
.
r
s
=
1
tan α sin β
(6.2.1)
where h is the photoresist thickness, r the projection of the etching ion-beam on the substrate
surface and s the projection of r on the y′-axis. In order to complete the model, the etch rates
of the substrate and photoresist mask needed to be taken into consideration, as illustrated
in Figure 6.4(d). After some geometric manipulations the step-angle (ω) was obtained as
ω = arctan
(
1
1+ x
)
tan φ (6.2.2)
where x is the relative etch rate given by
x =
mask etch rate
substrate etch rate
. (6.2.3)
Pulsed laser deposition was used to deposit the PBCO buffer layer on the MgO substrate.
Using an AFM, the thickness and roughness of the PBCO layer were measured as 250 nm
and 788 nm, respectively. Etch rates and relative etch rates were determined during several
etch runs, for different incident beam angles.
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(a) (b)
(c) (d)
Figure 6.4: Model of step-edge process. (a) Definition of incident etching ion-beam angle
(α). (b) Definition of substrate rotational angle (β). (c) Definition of shading angle (φ). (d)
Illustration of general scenario. From [92].
To validate the prediction model, an incident etching ion-beam angle was chosen as
α = 60◦, and the step-angle (ω) was measured for different values of substrate rotation
angle (β). The measured results are compared to the theoretical values in Figure 6.5. The
ion-beam etching was done by an argon ion-mill that was designed and constructed in our
laboratory.
As can be seen, the correlation between the measured and predicted values is quite good
for β ≥ 10◦.
An AFM image of the PBCO step-edge is given in Figure 6.6 for α = 60◦, β = 15◦ and
ω = 25◦.
After the step-edge formation, the substrate was annealed in oxygen at 500◦ C for 30
minutes to allow for recrystallization of the bombarded material.
A superconducting YBCO layer was then deposited by pulsed reactive crossed-beam
laser ablation. The film thickness was limited to about 70% of the step height to ensure
that the grain boundary close to the step-edge did not shunt the junction. The substrate
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Figure 4. Predicted and measured MgO step angles.
0 10 20 30 40 50 60 70 80 90
0
10
20
30
40
50
60
70
80
90
β [degrees]
St
ep
 A
ng
le
, ω
 
[de
gre
es
]
Model prediction
Measured angles
Figure 5. Predicted and measured PBCO step angles.
7. Josephson effects
After successful deposition of YBCO over a 25◦ PBCO step-
edge, the sample was patterned into 10 µm wide strips, ten
in number. Then the gold pads were deposited and annealed
as described elsewhere [15]. To test the fabricated junctions,
the sample (mounted on a PCB) was positioned on a copper
base inside the cold finger cryo-unit. To ensure better thermal
contact, heat conducting paste was used. The cold finger
has four probe wires available to provide circuit excitation
and to monitor circuit response. A schematic of the test
set-up is shown in figure 1. Excitation was provided by a
Mr. SQUID Electronics unit [15] which generates a triangular
waveform, sweeping current in the range 0–3.5 mA (the
negligible junction resistance does not load the unit, which
can be seen as a variable current source). The response of the
circuit was fed back to the Mr. SQUID Electronics unit where a
built-in low noise amplifier amplified the signal to be displayed
on an oscilloscope. A mu-metal shield was positioned around
the sample to minimize ambient noise from the vacuum pump,
cryo-cooler, etc. A simple wire antenna (a high frequency
cable) was installed inside the cold finger and placed over
the mounted PCB. This cable was then connected to a 2–
18 GHz RF source to provide RF excitation with which the
presence/absence of Shapiro steps could be investigated (see
figure 1).
The final component of the test set-up was to introduce
a magnetic field in the vicinity of the junction. For this test,
the mu-metal shield had to be removed to allow magnetic flux
to reach the sample. This was accomplished by mounting a
Helmholtz two-coil system over the cold finger. The coils
were positioned so that the magnetic field lines would orient
perpendicular to the sample. A Hall probe was used to calibrate
the magnetic field beforehand.
7.1. I–V characteristics
The first junction to be tested was a 10 µm wide YBCO track
grown over a 25◦ PBCO step-edge. Initial testing was only
focused on circuit response to DC excitation. The obtained I–
V curves showed very well-defined I–V characteristics (see
figure 7).
From the I–V curve shown, it can be seen that true
junction-like behaviour is present without any downward
concavity indicating flux flow.
From this initial test, it can be concluded that the junction
is electromagnetically small and demonstrates a current–
voltage (I–V ) characteristic predicted by the resistively and
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Figure 6. AFM image and step profile of a PBCO step-edge for α = 60◦, β = 15◦ and ω = 25◦.
S422
Figure 6.5: Predicted and measured PBCO step-angles (ω) for different values of substrate
rotation angle (β). From [92].
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in number. Then the gold pads were deposited and annealed
as described elsewhere [15]. To test the fabricated junctions,
the sample (mounted on a PCB) was positioned on a copper
base inside the cold finger cryo-unit. To ensure better thermal
contact, heat conducting paste was used. The cold finger
has four probe wires available to provide circuit excitation
and to monitor circuit response. A schematic of the test
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cryo-cooler, etc. A simple wire antenna (a high frequency
cable) was installed inside the cold finger and placed over
the mounted PCB. This cable was then connected to a 2–
18 GHz RF source to provide RF excitation with which the
presence/absence of Shapiro steps could be investigated (see
figure 1).
The final component of the test set-up was to introduce
a magnetic field in the vicinity of the junction. For this test,
the mu-metal shield had to be removed to allow magnetic flux
to reach the sample. This was accomplished by mounting a
Helmholtz two-coil system over the cold finger. The coils
were positioned so that the magnetic field lines would orient
perpendicular to the sample. A Hall probe was used to calibrate
the magnetic field beforehand.
7.1. I–V characteristics
The first junction to be tested was a 10 µm wide YBCO track
grown over a 25◦ PBCO step-edge. Initial testing was only
focused on circuit response to DC excitation. The obtained I–
V curves showed very well-defined I–V characteristics (see
figure 7).
From the I–V curve shown, it can be seen that true
junction-like behaviour is present without any downward
concavity indicating flux flow.
From this initial test, it can be c cluded that the junction
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Figure 6. AFM image and step profile of a PBCO step-edge for α = 60◦, β = 15◦ and ω = 25◦.
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Figure 6.6: AFM image of PBCO step-edge for α = 60◦, β = 15◦ and ω = 25◦. From [92].
was then patterned into 10 µm wide strips traversing the step-edge in order to form the
Josephson junctions.
The test setup is shown in Figure 6.7. The magnetic field was applied by a Helmholtz
two-coil system over the cold finger. A Hall probe was used to calibrate the magnetic field
before measurements were taken.
The measured IV curve at a temperature of 70 K is shown in Figure 6.8(a) and exhibited
well-defined Josephson behavior. In order to verify true Josephson behavior of the step-
edge junction, the junction was exposed to RF power to check whether Shapiro steps could
be observed. The measured response of the junction is shown in Figure 6.8(b) at an RF
frequency of 8.891 GHz and at a temperature of 40 K. The clear Shapiro steps confirmed that
true Josephson behavior was indeed obtained from the step-edge junction.
The magnitude of the Shapiro voltage steps (Vo) are related to the RF frequency ( fs) by
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Figure 1. Schematic of basic test set-up.
has been used previously by Sawada et al [13], but in a different
junction topology. We then present the results of a successful
fabrication of superconducting YBCO step-edge Josephson
junctions on the PBCO buffer step-edge template.
2. Experimental details
Pulsed laser deposition (PLD) was used for PBCO thin film
deposition. The optimization of the PBCO and YBCO thin
films are discussed elsewhere [14, 15]. XRD was used to
determine the crystallinity and phase. The surface roughness
and the step profile were investigated using AFM. Argon-ion
milling was used for dry etching. Pattern transfer was achieved
using standard photolithography. A Mr. SQUID Electronics
unit was used along with a closed cycle refrigerator to measure
I–V characteristics [15], as shown in figure 1.
3. Step-angle determination
We adapted a model proposed by Wu and Chen [1] and
extended it to suit our system requirements. We define two
main variables, as shown in figures 2(a) and (b).
• α: incident ion-beam angle measured relative to the
substrate normal.
• β : substrate rotational angle.
These two angles can now be used to define a so-called
shading angle φ, referring to the angle at which the ion beam
impinges on the substrate. In our model, the shading angle
should be less than the sidewall angle of the photoresist step
θ . If this condition is not met, significant redeposition and
rounded step profiles could result. To determine the shading
angle we can draw a schematic such as shown in figure 2(c).
By using simple geometric relations, we obtain that
tanφ = h
s
= h
r
r
s
= 1
tanα sinβ
(1)
where h is the photoresist thickness, r is the projection of
the ion beam on the substrate surface and s is the projection
of r on the y ′ axis. To complete our model, we need to
take the etch rates of the substrate and photoresist mask into
consideration. The general scenario is illustrated in figure 2(d).
It is clear that if the protective mask etch rate is too rapid, a
larger region of substrate surface would be exposed to the ion
beam (not shaded by the mask), resulting in poor step angles.
By performing some geometric manipulations we obtain the
governing equation
ω = arctan 1
1+ x tanφ (2)
where ω is the step angle and
x = mask etch rate
substrate etch rate
. (3)
It is well known that oxide-based substrates possess
slow etch rates. In this work MgO substrates and SPR700
photoresist were used during initial production. As mentioned,
the relative etch rate between the substrate and protecting
mask plays a significant role in the resulting step angle.
To characterize this component of the process, several step-
edges were etched for different values of α while keeping the
rotational angle β constant. The etch rates of MgO and the
photoresist are shown in figure 3(a).
From these figures it can be seen that the etch rate of the
resist is significantly higher compared to the MgO substrate
over the entire etching domain. We are, however, more
interested in the relative etch rates as required by our model.
The relative etch rate profile (figure 3(b)) reveals a minimum
relative rate of x = 9 for a beam angle α = 30◦. Now from (2),
one can predict the step angle theoretically, which compares
reasonably well (as shown in figure 4) with the actual measured
step angle using AFM. The deviation becomes considerable at
high shading angles due to the resist angle and the occurrence
of redeposition.
4. PBCO buffer step-edge
A PBCO layer is deposited on MgO using PLD. Using AFM,
we determined the thickness and the roughness of the layers
as 250 and 788 nm, respectively. Argon-ion milling is used
for etching the PBCO layer to obtain the step-edge. To
characterize the etching behaviour and to determine the relative
etch rate x , several etch runs were performed at various
incident beam angles. The etch rate of PBCO as a function
of beam angle is shown in figure 3(a). It is clear that the PBCO
etch rate is significantly faster than that of MgO. The relative
etch rate is shown in figure 3(b). The step angles could now
be re-evaluated for a given incident beam angle and variable
rotational angle.
To serve as further validation of our model, the value
of α was chosen as 60◦, allowing a relatively wide range
of obtainable shadow angles which is below the photoresist
angle. The results of the theoretically predicted and practically
obtained step angles are shown in figure 5. The 25◦ step angle
that was obtained easily exceeded the required 10◦. The step
profiles showed minimal redeposition and sharp edges, making
this a very promising template for our Josephson junction. The
AFM image of one of the step-edges is shown in figure 6.
5. Annealing of steps
After bombarding the substrate/buffer layer with energetic
ions, the crystal structure of PBCO is inevitably damaged
in some regions. These regions can thus inhibit epitaxial
S420
Figure 6.7: Schematic of basic te t setup. From [92].
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Figure 7. Measured I –V characteristics at 70 K.
capacitively shunted junction (RCSJ) model. The junction is
also overdampe , corresponding to a McCumbe parameter
βc < 1, which is evident by the absence of hysteresis. No
kinks in the I–V profile could be detected, suggesting that only
one grain boundary is present which defines the critical current
of the junction. It is thus reasonable to assume that the step
angle was too shallow to give rise to the formation of a second
junction (in series) at the bottom edge of the PBCO step. The
quality of the JJ is defined by the Ic Rn product. Accordingly,
an Ic–T and an Rn–T profile were measured. The cryo-cooler
could, however, only reach 38 K, limiting the testing range
somewhat. The obtained profiles are illustrated in figure 8.
From these figures, it can be seen that the Ic values
obtained for the junction are quite large and follow a quasi-
quadratic profile:
Ic ∝
(
1− T
Tc
)2
. (4)
Further ore, Ic values were only recorded from 53 K.
This was due to the limited current that could be supplied
by the Mr. SQUID unit. Thus, the classification of the Ic–T
dependence as a quasi-quadratic profile does not necessarily
apply for lower temperatures. If indeed this should be the case,
it would render the results quite remarkable considering an Ic
of 3.2 mA at 53 K extrapolated to around 17 mA at 4 K. If a
linear extrapolation is used instead, a critical current of 9 mA
at 4 K would result. The other important data point of note is
the value of Ic at 77 K (the boiling point of liquid nitrogen)
being 160 µA. The definition for the junction Tc was taken to
be the extrapolated temperature at which Ic reaches zero. This
measurement was, however, made difficult by the presence of
Lorentzian noise observed for temperatures above 75 K. This
noise originates in part from hopping of trapped flux vortices
between pinning sites due to increased thermal energy. The
approximate value of Tc was determined to be 80 K.
7.2. Shapiro steps
The next test was to investigate the influence of RF power on
the junction behaviour. Shapiro steps are widely considered
as the fingerprint of a true Josephson junction, and observing
such a phenomenon would prove indisputably that the circuit
contains a JJ. The test was conducted by coupling 8 dBm RF
power through the wire antenna to the circuit. By varying
the frequency of the RF source, distinct variations in the I–
V curves could be detected. Finally at 8.891 GHz (at 40 K),
well-defined Shapiro steps were seen (see figure 9). Shapiro
steps are the most precise method of determining the Voltage
Standard as used by the National Institute of Standards. The
step sizes can be used to calculate the theoretical constant eh .
To verify this with our measurement will, however, introduce
some degree of uncertainty. This is due to the rounded
nature of the observed steps which occur possibly because
of small fluctuations in the frequency generated by the RF
source or because of thermal noise (usually more dominant at
temperatures near 70 K). The voltage step is expressed as
V0 = n
(
"0
2π
)
ωs (5)
which is equivalent to
V0 = n
(
hωs
4πe
)
= n h fs
2e
(6)
where "0 = h2e . This equation can now be rewritten to
yield the theoretical constant eh = 2.417 967 × 1014 Hz V−1,
formulated as
e
h
= n
( fs
2V0
)
. (7)
From figure 9, it can be seen that V0 is approximately
18 µV and, according to the test set-up, fs = 8.891 GHz.
Substituting these values into (7), we obtain eh = 2. 69 44 ×
1014 Hz V−1. This value corresponds quite well with the
theoretically predicted value.
7.3. Parameter variation
To investigate the on-chip parameter spread, the other junctions
on the sample were tested. As each chip contains two tracks
of the same dimensions, the results measured for the second
10 µm track could be compared with the results provided
above. These two tracks are situated on opposite ends of the
sample and should give a good representation of the sample
homogeneity. The Ic–T and Rn–T curves observed for this
second 10 µm track are given in figure 10. The values obtained
for this track compare very well with the first track tested.
Again a quasi-quadratic Ic–T dependence can be observed.
The Ic of 3.5 mA at 53 K is, however, slightly higher (a 9%
increase). The values of Rn are again fairly constant, around
0.5 % for lower temperatures. At higher temperature, the
measurement uncertainty increases and a higher variation in
Ic was seen (14% at 77 K). The measured critical temperature
was again 80 K, indicating good uniformity with respect to film
quality. Possible variations in thin film thickness (the PLD
deposition method can produce inhomogeneous films due to
the smaller eposition areas obtainable) and step profile could
in part explain the observed variations. These results compare
fairly well to the typical 10%–20% variation in Ic encountered
for step-edge junctions reported in the literature [10]. As
a final test, a 6 µm track near the centre of the chip was
tested. Again, well-defined I–V characteristics and Shapiro
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Figure 9. Shapiro steps measured at 40 K with fs = 8.891 GHz.
steps were observed. As expected, slightly lower values for Ic
were obtained compared to the wider tracks (see figure 10).
At 53 K, Ic had a value of 1.6 mA (compared to 3.2 and
3.5 mA for the 10 µm tracks). This fact enabled the testing
range to be extended to 38 K to provide a more representative
view of the Ic–T profile. The profile, however, remained
quasi-quadratic without any indication of becoming linear. The
Rn–T curve demonstrates a higher normal state resistance of
0.8! corresponding to the 0.4 µm reduction in junction width.
Finally, the Ic Rn products have no appreciable spread. The
value at 53 K (the lowest temperature measured here) was 1.6
and 0.36 mV at 77 K. These are much better when compared to
those in the literature, for example Hill et al [16] who reported
an Ic Rn product value of 1.5 mV at 4.2 K and 0.1 mV at 77 K.
7.4. Magnetic behaviour
The magnetic behaviour of a junction can reveal much about
the physical characteristics of the junction. The magnetic
field will pref ren ially penetrate the grain boundary region
of a junction, verifying the fact that a grain boundary is a
region of weakened superconductivity. The r gularity of the
Ic modulation pattern corresponds to the uniformity of the
current density distribution inside the junction [10]. Due to the
inhomogeneous edge properties of a typical step-edge, which
can lead to differential YBCO growth, regular Fraunhofer
patterns are, however, quite rare in SEJs. The magnetic
field that the junction can withstand without modulation also
provides information about the physical dimensions of the
junction. The observed modulation pattern is thus strongly
dependent on the grain misorientation angle introduced by
the step-edge. From the literature, the critical current of
a typical large-angle grain boundary junction is extremely
sensitive to small applied magnetic fields. An experimental
set-up capable of producing magnetic fields in the range of
0–100 Oe was accordingly used during initial testing. No Ic
suppression could be observed within this field range. Even
at higher temperatures where magnetic sensitivity increases,
no modulation could be detected. This magnetic insensitivity
was very intriguing and quite unexpected considering the
relatively large structural dimensions of the YBCO tracks.
Accordingly, a stronger magnetic field was applied to the
junction. Only at 1 kOe (0.1 T) could a slight modulation
in the value of Ic be noticed. Due to the unavailability of
a stronger power supply, the magnetic field strength could
not be further increased. It is known that, for shallow
misorientation angles (less than 10◦), Ic is rather insensitive
to an applied field. At angles approaching 25◦, the field
dependence becomes mor pronounced and a Fraunhofer-like
pattern starts to emerge [17]. In submicron YBCO step-edge
junctions, periodic dependence of the critical current upon the
magnetic field resembling a Fraunhofer pattern was reported
by Vaupel et al [18]. Few reports exist of junctions not
exhibiting modulation in the presence of such strong fields
(unless the junction area is very small, such as in the case
with intrinsic junctions [19]). Da¨umling et al reported 100 µm
wide 25◦ [001]-tilt grain boundary junctions subjected to 5 T
magnetic field strength [20]. These junctions exhibited strong
modulation around 0.1 T with little modulation occurring
beyond 1 T. It is quite possible that the junction fabricated in-
house would exhibit similar characteristics for slightly larger
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Figure 6.8: (a) Measured IV characteristics at 70 K. (b) Shapiro steps measured at 40 K with
fs=8.891 GHz. From [92].
the expressio
Vo = n
(
Φo
2pi
)
ωs = nΦo fs (6.2.4)
where Φo (= 2.0678× 10−15 Wb) is defined as a flux quantum or fluxon.
From Figure 6.8(b) the magnitude of the Shapiro voltage step was approximated asVo=18
µV, and with an RF frequency of fs=8.891 GHz, the value of an fluxon was calculated from
(6.2.4) as
Φo(meas) =
Vo
fs
= 2.0245× 10−15 Wb, (6.2.5)
which c nfirmed h quantum behavior of the junction.
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6.3 Laser-etched submicron YBCO Josephson junctions
Numerous fabrication techniques for high-Tc Josephson junctions are available in the litera-
ture. However, most of them involve tedious multi-step processing.
In order to minimize the number of processing steps, a 213 nm laser system, attached to
a sample mosaic navigation system, was used to etch constrictions in YBCO lines to form
Josephson junctions [94]. Inverse cylindrical magnetron (ICM) sputtering was used to de-
posit 150 nm thick YBCO films on MgO substrates. Surface roughnesses of about 9 nm
were measured by AFM. The films were then patterned by argon ion-milling into strips that
varied from 4 µm to 10 µm in width. The laser system was then used to etch micron- and
submicron-sized constrictions in the YBCO strips, etching from both edges of the strips. Two
AFM images of laser-etched constrictions are shown in Figure 6.9.
Laser-etched submicron YBCO Josephson junctions
Ampl fier
Oscilloscope
Signal generator
Cold Finger 
(Mu-metal shielded)
DUT
2-18 Ghz RF Source
Figure 1. Schematic of the basic test set-up. DUT is a chip of our
YBCO patterned strips with each strip having a laser-etched
constriction (after Van Staden [10]).
(a) (b)
Figure 2. (a) AFM picture of a laser-etched constriction whose
width, defined by the (red) arrows, is 1.64 µm and (b) a submicron
constriction, whose width is 703 nm, as defined by the (red) arrows.
The (red) arrows also define the scale of the figures.
software, we are able to position and guide the laser beam from
the edges of each of the YBCO strips, ablating and etching
from both sides of the edges, creating micron and submicron
constrictions. The constrictions are then carefully washed in
an ultrasonic bath of acetone in order to remove redeposited
material. The clean junctions are then analysed with AFM to
measure the widths. For this laser ablation–etching process
the laser energy level setting was 35%, the energy density
approximately 0.29 J cm−2, the laser spot 4 µm, the pulse
frequency 20 Hz and the laser beam movement rate 5 µm s−1.
The I–V characteristics and the RF response are measured
on each constriction, using an experimental set-up as shown in
figure 1. The RF is coupled to the junction by a simple loop
antenna, located in the vicinity of the junction, inside the cold
head of our cryostat. Details are described elsewhere [10].
3. Results and discussion
Figure 2 shows an AFM picture of the micron- and submicron-
size constrictions created by this procedure. The length and
thickness of the constrictions are approximately 4 µm and
150 nm, respectively.
In table 1, a comparison between the laser measurement
and the AFM measurement of the widths is given. As can
be seen, the values compare very well. However, as the laser
etching process produces a large amount of local heating, the
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Figure 3. Measured Shapiro steps at T = 57.1 K and
f = 9.073 GHz.
Table 1. Comparison of constriction widths measured by laser width
setting and AFM.
Laser width setting AFM Difference
Junction (µm) Direction (µm) (µm)
1 0.9 Top/bottom 1.1 0.2
2 0.9 Top/bottom 1.5 0.6
3 0.9 Top/bottom 0.9 0
4 0.9 Top/bottom 0.9 0
5 0.9 Top/bottom 0.9 0
6 0.9 Top/bottom 0.9 0
7 0.9 Top/bottom 0.9 0
9 0.9 Top/bottom 0.9 0
10 0.9 Top/bottom 0.9 0
possibility that the superconducting phase may be destroyed
beyond the geometrical boundary of etching, leading to a
narrower constriction as compared to the actual geometrical
width of the constriction, cannot be ruled out. The measured
widths are on the micron and submicron scale.
The observed Shapiro steps from one of the constrictions,
when exposed to microwaves, are shown in figure 3. The
microwave frequency ( f ) was 9.073 GHz, and the first step
(n = 1) height (Vo) was approximately 20 µV, which, when
substituted into the expression e/h = n( f/2Vo), gives a value
of 2.27 × 1014 GHz V−1. This is close to the theoretical
value for the fundamental constant e/h, and thus confirms the
Josephson effect in these constrictions.
The measured I–V characteristics are shown in figures 4
and 5. In particular, it is observed that the I–V characteristic
knees are rounded. This is in contrast with a sharp edge
at the knee, which was observed in our buffered step-edge
junctions [2, 10]. This can lead to an error in the estimation
of Ic. The maximum error will be limited to the width of the
knee itself, which is marked as an error bar on the Ic versus
T/Tc data plotted in figure 6.
The temperature dependence of the critical current (Ic) of
constrictions was analysed by Kulik and Omel’yanchuk [11]
(KO) and most recently by Gumann et al [12]. At low
temperatures the KO dependence deviates from that of
Ambegaokar and Baratoff (AB) [13]. Experimental data from
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Figure 2. (a) AFM picture of a la er-etched c nstriction whose
width, d fined by the (red) arrows, is 1.64 µm and (b) a submicron
c nstriction, whose width is 703 nm, as defined by the (red) arrows.
The (re ) arrows also define the scale of the figures.
software, we are able to position and guide the laser beam from
the edges of each of the YBCO strips, ablating and etching
from both sides of the edges, creating micron and submicron
constrictions. The constrictions are then carefully ashed in
an ultrasonic bath of acetone in order to remove redeposited
material. The clean junctions are then analysed with AFM to
measure the widths. For this laser ablation–etching proc ss
the laser energy level setting was 35%, the energy density
approximately 0.29 J cm−2, the laser spot 4 µm, the pulse
frequency 20 Hz and the laser beam movement rate 5 µm s−1.
The I–V characteristics and the RF response are measured
on each constriction, using an experimental set-up as shown in
figure 1. The RF is coupled to the junction by a simple loop
antenna, located in the vicinity of the junction, inside the cold
head of our cryostat. Details are described elsewhere [10].
3. Results and discussion
Figure 2 shows an AFM picture of the micron- and submicron-
size constrictions created by this procedure. The length and
thickness of the constrictions are approximately 4 µm and
150 nm, respectively.
In table 1, a comparison between the laser measurement
and the AFM measurement of the widths is given. As can
be seen, the values compare very well. However, as the laser
etching process produces a large amount of local heating, the
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Figure 3. Measured Shapiro steps at T = 57.1 K and
f = 9.073 GHz.
T ble 1. Comparison of constriction widths measured by laser width
setting and AFM.
Laser width setting AFM Difference
Junction (µm) Direction (µm) (µm)
1 0.9 Top/bottom 1.1 0.2
2 0.9 Top/bottom 1.5 0.6
3 0.9 Top/bottom 0.9 0
4 0.9 Top/bottom 0.9 0
5 0.9 Top/bottom 0.9 0
6 0.9 Top/bottom 0.9 0
7 0.9 Top/bottom 0.9 0
9 0.9 Top/bottom 0.9 0
10 0.9 Top/bottom 0.9 0
possibility that the superconducting phase may be destroyed
beyond the geometrical boundary of etching, leading to a
narrower constriction as compared to the actual geometrical
width of the constriction, cannot be ruled out. The measured
widths are on the micron and submicron scale.
The observed Shapiro steps from one of the constrictions,
when exposed to microwaves, are shown in figure 3. The
microwave frequency ( f ) was 9.073 GHz, and the first step
(n = 1) height (Vo) was approximately 20 µV, which, when
substituted into the expression e/h = n( f/2Vo), gives a value
of 2.27 × 1014 GHz V−1. This is close to the theoretical
value for the fundamental constant e/h, and thus confirms the
Josephson effect in these constrictions.
The measured I–V characteristics are shown in figures 4
and 5. In particular, it is observed that the I–V characteristic
knees are rounded. This is in contrast with a sharp edge
at the knee, which was observed in our buffered step-edge
junctions [2, 10]. This can lead to an error in the estimation
of Ic. The maximum error will be limited to the width of the
knee itself, which is marked as an error bar on the Ic versus
T/Tc data plotted in figure 6.
The temperature dependence of the critical current (Ic) of
constrictions was analysed by Kulik and Omel’yanchuk [11]
(KO) and most recently by Gumann et al [12]. At low
temperatures the KO dependence deviates from that of
Ambegaokar and Baratoff (AB) [13]. Experimental data from
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Figure 6.9: (a) AFM image of a laser- tched constriction with a 1.64 µm width, and (b) a
submicron constriction with a 703 nm width. From [94].
The measured IV curves of the laser-etched constriction that is shown in Figure 6.9(b)
are shown in Figure 6.10(a) for a range of temperatures. The decrease in critical current (Ic)
with increasing temperature is clearly observed. The measured Shapiro steps are shown in
Figure 6.10(b) at an RF frequency of 9.073 GHz and at a temperature of 57.1 K.
From Figure 6.10(b) the magnitud of the Shapiro voltage st p was approx mated a
Vo=20 µV, and with an RF frequ ncy of fs=9.073 GHz, the valu of an fluxon wa calculated
from (6.2.4) as
Φo(meas) =
Vo
fs
= 2.2043× 10−15 Wb, (6.3.1)
which confirmed the quantum behavior of the junction.
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figure 2(a), measured at T = 58.8 K (Tc ∼ 80 K).
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Figure 5. I –V curves for the laser-etched Josephson junction shown
in figure 2(b), showing a decrease in Ic with increasing temperature.
the AFM ploughed Al superconducting constrictions and laser-
etched YBCO constrictions show a linear behaviour [7, 14],
and they claim consistency with the KO theory.
Our data for Ic versus T/Tc for the micron-size
constriction (shown in figure 2(a)) also show a straight-line
behaviour near Tc and further into the mid-to-low temperature
region, as shown in figure 6(a). This is consistent with the
results of the experimental groups mentioned, who predict a
similar linear behaviour for Ic versus T for constriction-type
Josephson junctions [7, 14].
The laser-etched constrictions basically use laser ablation
to remove the material and to define a constriction. As the
constriction width becomes very small, it is possible that the
laser, due to excessive local heating, can change the YBCO
phase in the constriction region into a non-superconducting
normal phase. Here, if the YBCO phase changes from
the superconducting to the normal phase, the constriction
essentially becomes an S–N–S junction. Critical currents in
S–N–S junctions have been analysed by Dubos et al [15]
and Heida [16]. In the long junction limit the temperature
(a)
(b)
Figure 6. Ic versus T/Tc plots for the micron and submicron
constrictions shown in figure 2. (a) The solid line is a linear fit to the
experimental data (solid triangles) obtained for the 1.64 µm
constriction. (b) The solid line is an exponential decay fit to the
experimental data (solid squares) obtained for the 0.703 µm
constriction.
dependence of the critical current is Ic ∝ T 3/2 exp(−L/LT ),
and within a limited temperature interval this expression is
numerically close to Ic ∝ exp(−L/LT ), with LT ∝ 1/T
and L the junction length [17], which is expected in the
ballistic limit [16, 17]. This leads to a simple exponential
decay function of the type Ic ∝ exp(−T/To), where To is
the decay constant. As can be seen in figure 6(b), the Ic
versus T/Tc data for the 703 nm constriction fits very well with
an exponential decay function, expected for S–N–S junctions
in the long ballistic limit [16, 17]. In fact, all theoretical
simulations for small junctions show convex behaviour in
the Ic versus T curves. Concavity can be obtained only in
the long junction ballistic limit (L ∼ 10ξ , where ξ is the
superconducting coherence length) [16]. The experimental
data in figure 6(b) has the exponential decay and pronounced
concavity as predicted for the long junction ballistic limit. A
junction is defined as long when L ∼ 10ξ , and small when
L ≪ ξ [16]. The measured constriction length (L) is 4 µm,
which is not too small as compared to the coherence length
itself (in high-Tc materials coherence lengths are very small),
thus excluding the junction from falling into the short junction
category. Our experimental data suggest that the submicron
constriction junction is possibly in the long junction ballistic
limit. We have thus found that the experimentally measured
critical current dependence on the temperature qualitatively
differs for the micron and the submicron constrictions.
4. Conclusion
In conclusion, we have produced micron- and submicron-size
constrictions on thin YBCO films by high-resolution sample
mosaic navigation assisted laser etching. The junction widths
were verified by AFM measurement, and they compared very
well with the widths determined by the laser width setting. The
fabricated junctions were tested for the Josephson effect by DC
and AC excitations. The observed Shapiro steps confirmed the
Josephson effect in these constrictions. The critical current
dependence on temperature, for the micron and submicron
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Figure 1. Schematic of the basic test set-up. DUT is a chip of our
YBCO patterned strips with each strip having a laser-etched
constriction (after Van Staden [10]).
(a) (b)
Figure 2. (a) AFM picture of a laser-etched constriction whose
width, defined by the (red) arrows, is 1.64 µm and (b) a submicron
constriction, whose width is 703 nm, as defined by the (red) arrows.
The (red) arrows also define the scale of the figures.
software, we are able to position and guide the laser beam from
the edges of each of the YBCO strips, ablating and etching
from both sides of the edges, creating micron and submicron
constrictions. The constrictions are then carefully washed in
an ultrasonic bath of acetone in order to remove redeposited
material. The clean junctions are then analysed with AFM to
measure the widths. For this laser ablation–etching process
the laser energy level setting was 35%, the energy density
approximately 0.29 J cm−2, the laser spot 4 µm, the pulse
frequency 20 Hz and the laser beam movement rate 5 µm s−1.
The I–V characteristics and the RF response are measured
on each constriction, using an experimental set-up as shown in
figure 1. The RF is coupled to the junction by a simple loop
antenna, located in the vicinity of the junction, inside the cold
head of our cryostat. Details are described elsewhere [10].
3. Results and discussion
Figure 2 shows an AFM picture of the micron- and submicron-
size constrictions created by this procedure. The length and
thickness of the constrictions are approximately 4 µm and
150 nm, respectively.
In table 1, a comparison between the laser measurement
and the AFM measurement of the widths is given. As can
be seen, the values compare very well. However, as the laser
etching process produces a large amount of local heating, the
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Figure 3. Measured Shapiro steps at T = 57.1 K and
f = 9.073 GHz.
Table 1. Comparison of constriction widths measured by laser width
setting and AFM.
Laser width setting AFM Difference
Junction (µm) Direction (µm) (µm)
1 0.9 Top/bottom 1.1 0.2
2 0.9 Top/bottom 1.5 0.6
3 0.9 Top/bottom 0.9 0
4 0.9 Top/bottom 0.9 0
5 0.9 Top/bottom 0.9 0
6 0.9 Top/bottom 0.9 0
7 0.9 Top/bottom 0.9 0
9 0.9 Top/bottom 0.9 0
10 0.9 Top/bottom 0.9 0
possibility that the superconducting phase may be destroyed
beyond the geometrical boundary of etching, leading to a
narrower constriction as compared to the actual geometrical
width of the constriction, cannot be ruled out. The measured
widths are on the micron and submicron scale.
The observed Shapiro steps from one of the constrictions,
when exposed to microwaves, are shown in figure 3. The
microwave frequency ( f ) was 9.073 GHz, and the first step
(n = 1) height (Vo) was approximately 20 µV, which, when
substituted into the expression e/h = n( f/2Vo), gives a value
of 2.27 × 1014 GHz V−1. This is close to the theoretical
value for the fundamental constant e/h, and thus confirms the
Josephson effect in these constrictions.
The measured I–V characteristics are shown in figures 4
and 5. In particular, it is observed that the I–V characteristic
knees are rounded. This is in contrast with a sharp edge
at the knee, which was observed in our buffered step-edge
junctions [2, 10]. This can lead to an error in the estimation
of Ic. The maximum error will be limited to the width of the
knee itself, which is marked as an error bar on the Ic versus
T/Tc data plotted in figure 6.
The temperature dependence of the critical current (Ic) of
constrictions was analysed by Kulik and Omel’yanchuk [11]
(KO) and most recently by Gumann et al [12]. At low
temperatures the KO dependence deviates from that of
Ambegaokar and Baratoff (AB) [13]. Experimental data from
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Figure 6.10: (a) Measured IV curves for the laser-etche Josephson junction shown in Fi-
gure 6.9(b) at different temperature values. (b) Measured Shapiro steps at T=57.1 K and a
frequency of 9.073 GHz. From [94].
6.4 N noplough constrictions in thin YBCO films made with
Atom c Force Microscopy
Another option that was explored for the production of Josephson junctions, was to use
the AFM in co tact m e to t st the viability of scratching/ploughing c nstrictions in thin
YBCO films [95].
For the xper ment YBCO films we e deposited on a MgO substrate by pulsed laser
d positi . AFM images of t e film surfa e showed average roughn ss values of 20 nm. A
number of micron-sized YBCO strips were then defined by wet-etching. The AFM, with a
diamond-coated tip, in contact ode, was h n used to pl ugh into a line fro both sides to
produce a very narrow constriction. The principle is shown in Figure 6.11.
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Nanoplough–Constrictions on Thin YBCO Films Made with Atomic Force Microscopy Elkaseh et al.
Fig. 1. The schematic prin iple of nano-lithography with the AFM. The
tip indents into the surface and scratches a line along its path. Several
lines can be made in parallel to widen the plough line.
constriction length can only be extended beyond the tip
width by cutting many lines parallel to each other, which
is hard to control and puts extra strain on the tip. In the
case of the S-shaped constriction displayed in Figure 3,
the second line is ploughed with a lateral shift with regard
to the first line, which essentially becomes the width of
the new S-shaped constriction. Since it is easier to control
  
Fig. 2. Nano-constrictions on YBCO thin films ploughed by AFM. The
separation of the arrow marks shows the width, also displayed in the
cross-section along the white line. The acquired constriction width was
269.9 nm (a), 514.8 nm (b), and 939.9 nm (c), respectively.
Fig. 3. A new type of S-shaped constriction. Again, the separation
between the arrows marks the width of the constriction, in this case
377.9 nm.
the lateral shift than the exact end point of many lines, it
is possible to obtain constrictions of smaller widths. The
length of the constriction is given by the overlap of the
two lines, which is much easier to control by the lithogra-
phy software and does not require the ploughing of many
parallel lines. The YBCO film thickness plus the added
material that is displaced from the plough lines define the
thickness of the constrictions and can be controlled when
the film is deposited.
In conclusion, we have successfully ploughed nano-
constrictions on thin YBCO films with AFM. Apart from
conventional Dayem bridges in HTS films, a new S-shaped
constriction was produced. The dimensions of this con-
striction are easier to control in the lithography process,
which results in decreased dimensions in the nanometer
range. The width is given by the lateral shift between the
two opposing plough lines and the length is determined by
the overlap of the lines. Measurements of the supercon-
ducting properties of the junctions are in progress.
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Figure 6.11: Schematic principle of ano-lithogr p y with the AFM. From [95].
In Figure 6.12 a selection of the results of the proposed ploughing technique is shown.
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Fig. 1. The schematic principle of nano-lithography with the AFM. The
tip indents into the surface and scratches a line along its path. Several
lines can be made in parallel to widen the plough line.
constriction length can only be extended beyond the tip
width by cutting many lines parallel to each other, which
is hard to control and puts extra strain on the tip. In the
case of the S-shaped constriction displayed in Figure 3,
the second line is ploughed with a lateral shift with regard
to the first line, which essentially becomes the width of
the new S-shaped constriction. Since it is easier to control
  
Fig. 2. Nano-constrictions on YBCO thin films ploughed by AFM. The
separation of the arrow marks shows the width, also displayed in the
cross-section along the white line. The acquired constriction width was
269.9 nm (a), 514.8 nm (b), and 939.9 nm (c), respectively.
Fig. 3. A new type of S-shaped constriction. Again, the separation
between the arrows marks the width of the constriction, in this case
377.9 nm.
the lateral shift than the exact end point of many lines, it
is possible to obtain constrictions of smaller widths. The
length of the constriction is given by the overlap of the
two lines, which is much easier to control by the lithogra-
phy software and does not require the ploughing of many
parallel lines. The YBCO film thickness plus the added
material that is displaced from the plough lines define the
thickness of the constrictions and can be controlled when
the film is deposited.
In conclusion, we have successfully ploughed nano-
constrictions on thin YBCO films with AFM. Apart from
conventional Dayem bridges in HTS films, a new S-shaped
constriction was produced. The dimensions of this con-
striction are easier to control in the lithography process,
which results in decreased dimensions in the nanometer
range. The width is given by the lateral shift between the
two opposing plough lines and the length is determined by
the overlap of the lines. Measurements of the supercon-
ducting properties of the junctions are in progress.
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Fig. 1. The schematic principle of nano-lithography with the AFM. The
tip indents into the surface and scratches a line along its path. Several
lines can be made in parallel to widen the plough line.
constriction length can only be extended beyond the tip
width by cutting many lines parallel to each other, which
is hard to control and puts extra strain on the tip. In the
case of the S-shaped constriction displayed in Figure 3,
the second line is ploughed with a lateral shift with regard
to the first line, which essentially becomes the width of
the new S-shaped constriction. Since it is easier to control
  
Fig. 2. Nano-constrictions on YBCO thin films ploughed by AFM. The
separation of the arrow marks shows the width, also displayed in the
cross-section along the white line. The acquired constriction width was
269.9 nm (a), 514.8 nm (b), and 939.9 nm (c), respectively.
Fig. 3. A new type of S-shaped constriction. Again, the separation
between the arrows marks the width of the constriction, in this case
377.9 nm.
the lateral shift than the exact end point of many lines, it
is possible to obtain constrictions of smaller widths. The
length of the constriction is given by the overlap of the
two lines, which is much easier to control by the lithogra-
phy software and does not require the ploughing of many
parallel lines. The YBCO film thickness plus the added
material that is displaced from the plough lines define the
thickness of the constrictions and can be controlled when
the film is deposited.
In conclusion, we have successfully ploughed nano-
constrictions on thin YBCO films with AFM. Apart from
conventional Dayem bridges in HTS films, a new S-shaped
constriction was produced. The dimensions of this con-
striction are easier to control in the lithography process,
which results in decreased dimensions in the nanometer
range. The width is given by the lateral shift between the
two opposing plough lines and the length is determined by
the overlap of the lines. Measurements of the supercon-
ducting properties of the junctions are in progress.
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Fig. 1. The schematic principle of nano-lithography with the AFM. The
tip indents into the surface and scratches a line along its path. Several
lines can be made in parallel to widen the plough line.
constriction length can only be extended beyond the tip
width by cutting many lines parallel to each other, which
is hard to control and puts extra strain on the tip. In the
case of the S-shaped constriction displayed in Figure 3,
the second line is ploughed with a lateral shift with regard
to the first line, which essentially becomes the width of
the new S-shaped constriction. Since it is easier to control
  
Fig. 2. Nano-constrictions on YBCO thin films ploughed by AFM. The
separation of the arrow marks shows the width, also displayed in the
cross-section along the white line. The acquired constriction width was
269.9 nm (a), 514.8 nm (b), and 939.9 nm (c), respectively.
Fig. 3. A new type of S-shaped constriction. Again, the separation
between the arrows marks the width of the constriction, in this case
377.9 nm.
the lateral shift than the exact end point of many lines, it
is possible to obtain constrictions of smaller widths. The
length of the constriction is given by the overlap of the
two lines, which is much easier to control by the lithogra-
phy software and does not require the ploughing of many
parallel lines. The YBCO film thickness plus the added
material that is displaced from the plough lines define the
thickness of the constrictions and can be controlled when
the film is deposited.
In conclusion, we have successfully ploughed nano-
constrictions on thin YBCO films with AFM. Apart from
nventional Dayem bridges in HTS films, a new S-shaped
constriction was produced. The dimensions of this con-
striction are easier to control in the lithography process,
which results in decreased dimensions in the nanometer
range. The width is given by the lateral shift between the
two opposing plough lines and the length is determined by
the overlap of the lines. Measurements of the supercon-
ducting properties of the junctions are in progress.
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(c)
Figure 6.12: Nano-constrictions on YBCO thin films ploughed by AFM. The separation of
the arrow marks shows the width. (a) A new type of S-shaped constriction with a width
of 377.9 nm. (b) A Dayem type constriction with a width of 269.9 nm. (c) A Dayem type
constriction with a width of 939.9 nm. From [95].
Although it was demonstrated tha it was possible to scratch sub-micron constrictions in
thin YBCO films, Josephson behavior could not be observed in these junctions.
Another batch of samples were subsequently repared. Th same deposition processes
were followed, but this time the YBCO strips were patterned by argon ion-milling, instead of
the wet-etching process that was followed previously [96]. To minimize the loss of oxygen
in the YBCO layers during the milling process, the film was attached to a water-cooled
copper sample holder with thermal paste. The normal AFM ploughing procedure was then
followed to create the constrictions.
Prior to the milling process, the quality of the deposited YBCO films as determined by
measuring the resistance versus temperature characteristics. The measure characteristics of
a 100 nm thick YBCO film is shown in Figure 6.13.
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Photoresist (ma-P 1225) was spun onto the film surface at
4000 rpm to a thickness of 2 , and soft-baked on a hot-plate at
100 for 10 min. The resist is exposed to 360 nm UV through
a chrome contact mask for 25 sec, and then developed for 50
s c in ma-D 331 develop r. The resist was then hard-baked at
110 for 30 min.
Argon ion milling was performed using a Kaufman-type ion
source with an incidence angle of 45 to the film surface. The
rf power was 50 W, the argon gas pressure 0.25 mTorr, and the
voltages of the electrodes were 750 V.
In order to minimize the loss of oxygen from the supercon-
ducting layers during the milling process, the film was mounted
on a water-cooled copper sample holder with thermal paste.
The etching was terminated when an open circuit on th ub-
strate at the sides of the YBCO striplines was measured.
Photoresist residue was removed by immersing the film
in mr-Rem 660 photoresist remover for 10 min, and then
immersing it in acetone for 10 min in an ultrasonic bath.
We used a diamond coated tip as a cutting tool t define the
plough. The AFM was operated in contact mode, with the tip
vertically displaced toward the YBCO surface with a loading
force of 11 , sufficient to completely remove the YBCO
layers.
The YBCO stripline is imaged first, and then the middle of
the stripline is moved to the center of the image. At the start of
the nanolithography process the tip is plac d at the center of the
image at the center of the stripline width. The constriction width
W is controlled by displacing the tip by W/2 to the left side on
the stripline. The tip is then driven into the YBCO surface, and
displaced on the same line for a few hundred cycles. The tip ve-
locity was 4 . The constriction is completed by applying
the same nanolithography on the right side of the stripline. Con-
strictions with fully controlled width and depth were achieved
by adjusting the tip movement and the scan speed of the plowing
operation. The YBCO residuals from the cuts were cleaned by
dipping the film in acetone in an ultrasonic bath for a few min-
utes. The drawback of this technique is the wear and resolution
degradation of the tips after it has been used for a few times in
the lithography.
III. RESULTS AND DISCUSSION
A. Thin Film Characterization
The surface morphology of the YBCO thin films was investi-
gated using AFM. The films had smooth surfaces, with surface
roughness values between 4–6 nm. No droplets or outgrowths
were observed on the surface of the films.
The X-ray diffraction patterns of 100 nm YBCO thin films
are shown in Fig. 1. The films were c-axis oriented, strong and
weak (00l) peaks of the superconducting YBCO phases were
observed, as well as a few peaks of some impurities.
The amplitudes of the impurity peaks are much smaller than
the amplitudes of the peaks of superconducting YBCO phases.
Fig. 2 shows the temperature dependence of the electrical re-
sistance. The films show metallic-like resistive behavior in the
normal state and have sharp superconducting transitions.
The residual resistance ratio R (300)/R (100) was 2.83, the
zero resistance temperature was 90.2 K, and the width
Fig. 1. X-ray diffraction patterns of YBCO thin films on (100) MgO substrates.
Fig. 2. Resistance versus temperature characteristic for 100 nm YBCO film.
of the superconducting transition about 1 K. These results con-
firmed that the films had good superconducting properties.
B. Possible Josephson Effect in Micro-Ploughs
After successful fabrication of the ploughs with AFM nano-
lithography (see Fig. 3), t e film was mounted on a PC board.
Gold wires were bonded from the silver contact pads to copper
striplines on the PCB. The sample was then positioned inside
the cold finger cryo-cooler unit for testing.
We used the Mr. SQUID Electronics unit [16] as excitation
source. It generates a triangular waveform to test the device, and
we monitored the I-V response on the oscilloscope window.
The current-voltage (I-V) characteristics of a 3.6 width
micro-plough, in the absence of microwave power, at 57 K are
shown in Fig. 4. The critical current was measured to be 1.58
mA at 47 K. This temperature was the lowest that the specific
cry-cooler could reach. The normal resistance of the junction
was 1.2 , and the product was 90 at 77 K.
As a result of thermal fluctuations or flux flow a rounding
effect can be present in the I-V characteristics of a junction [17].
However, our I-V curves exhibit sharp knees, possibly ruling out
Figure 6.13: Measured resistance versus temperature characteristics of a 100 nm thick YBCO
film. From [96].
From the graph it is evident that the quality of the YBCO film was very good, with
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Tc=90.2 K and the transition width (∆Tc) only about 1 K.
The same measurement setup that was shown in Figure 6.7 was used to measure the
characteristics of the junctions. The measured IV curve of a 3.6 µm wide micro-plough
constriction, at a temperature of 57 K, is shown in Figure 6.14(a). The IV curve exhibited a
sharp knee, which meant that true Josephson behavior was a strong possibility. The micro-
plough constriction was then exposed to RF power to check whether Shapiro steps could
be observed. The measured response of the junction is shown in Figure 6.14(b) at an RF
frequency of 10.225 GHz and at a temperature of 54 K. The clear Shapiro steps confirmed
that true Josephson behavior was indeed obtained from the micro-plough constriction.
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Fig. 3. Micro- and nano-ploughs made with AFM nanolithography. The widths
of the constrictions are: (a) 4 , (b) 2 , and (c) 750 nm.
Fig. 4. I-V curve of a 3.6 micro-plough constriction junction at 57 K.
any thermal fluctuations or flux flow effects. This means that
the I-V curves are most probably representing true Josephson
behavior.
However a mere observation of I-V characteristics with dc
currents may not necessarily mean the demonstration of the
Josephson effect. In order to establish the Josephson effect, one
should demonstrate ac and dc Josephson effects, and the mag-
netic modulation of critical currents. In this paper we adopt the
method of the observation of Shapiro-steps, which is a direct
consequence of the Josephson effect.
Accordingly, measurements on the I-V characteristics of the
micro-plough junctions have been performed in the presence of
an external microwave power source.
We applied 3 dBm microwave power in the 2–18 GHz range
via a coaxial cable terminated with an antenna above the de-
vice. We observed well defined Shapiro-steps on the I-V curve
at 10.225 GHz (see Fig. 5). The response of the constriction
to microwave radiations (Shapiro-steps) clearly gives positive
evidence of the Josephson effect. This is because the observed
step size satisfies (1), which can only be derived from the fun-
damental Josephson effect.
Fig. 5. Shapiro-steps of the same constriction junction (Fig. 4) exposed to
10.225 GHz MW power at 54 K.
The step sizes can be used to calculate the theoretical constant
.
The voltage step is expressed as
(1)
which is equivalent to
(2)
where . This equation can be rewritten to yield the
theoretical constant as:
(3)
The voltage is approximately 21 with some degree of
uncertainty and the frequency . Substitution
of these values into (3) results in .
This value corresponds quite well with the theoretically pre-
dicted value, constituting positive evidence for the Josephson
effect. However, at this stage we have to recall a deeper ar-
gument by Likharev [18], that similar voltage steps can occur
due to the motion of Abrikosov vortices in a weak link whose
width is larger as compared to critical width ,
where is the coherence length, which is a few angstroms.
Therefore, with our constriction widths in micron size, we are
in a regime where is 4.44, or the critical limit where
Abrikosov vortex motion is possible. Such a phenomenon will
also lead to voltage steps upon microwave irradiation of the
junction, similar to the Shapiro-steps [18]. However, one should
note that the Abrikosov vortex motion is only possible in a junc-
tion free of inhomogeneities [18]. Even small inhomogeneities
will pin the fluxons so that they can not move. In high-Tc cuprate
superconductors, where the coherence length is very small, even
a small defect can act as a pinning center. From an experimental
point of view it is very unlikely to deposit an YBCO thin film
that will be absolutely free of inhomogeneities. These inhomo-
geneities that naturally occur during deposition of thin films
will pin any Abrikosov vortices and therefore there should not
(a)
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Fig. 3. Micro- and nano-ploughs made with AFM nanolithography. The widths
of the constrictions are: (a) 4 , (b) 2 , and (c) 750 nm.
Fig. 4. I-V curve of a 3.6 micro-plough constriction junction at 57 K.
any thermal fluctuations or flux flow effects. This means that
the I-V curves are most probably representing true Josephson
behavior.
However a mere observation of I-V characteristics with dc
currents may not necessarily mean the demonstration of the
Josephson effect. In order to establish the Josephson effect, one
should demonstrate ac and dc Josephson effects, and the mag-
netic modulation of critical currents. In this paper we adopt the
method of the observation of Shapiro-steps, which is a direct
consequence of the Josephson effect.
Accordingly, measurements on the I-V characteristics of the
micro-plough junctions have been performed in the presence of
an external microwave power source.
We applied 3 dBm microwave power in the 2–18 GHz range
via a coaxial cable terminated with an antenna above the de-
vice. We observed well defined Shapiro-steps on the I-V curve
at 10.225 GHz (see Fig. 5). The response of the constriction
to microwave radiations (Shapiro-steps) clearly gives positive
evidence of the Josephson effect. This is because the observed
step size satisfies (1), which can only be derived from the fun-
damental Josephson effect.
Fig. 5. Shapiro-steps of the same constriction junction (Fig. 4) exposed to
10.225 GHz MW pow r at 54 K.
The step sizes can be used to calculate the theoretical constant
.
The voltage step is expressed as
(1)
which is equivalent to
(2)
where . This equation can be rewritten to yield the
theoretical constant as:
(3)
The voltage is approximately 21 with some degree of
uncertainty and the frequency . Substitution
of these values into (3) results in .
This value corresponds quite well with the theoretically pre-
dicted value, constituting positive evidence for the Josephson
effect. However, at this stage we have to recall a deeper ar-
gument by Likharev [18], that similar voltage steps can occur
due to the motion of Abrikosov vortices in a weak link whose
width is larger as compared to critical width ,
where is the coherence length, which is a few angstroms.
Therefore, with our constriction widths in micron size, we are
in a regime where is 4.44, or the critical limit where
Abrikosov vortex motion is possible. Such a phenomenon will
also lead to voltage steps upon microwave irradiation of the
junction, similar to the Shapiro-steps [18]. However, one should
note that the Abrikosov vortex motion is only possible in a junc-
tion free of inhomogeneities [18]. Even small inhomogeneities
will pin the fluxons so that they can not move. In high-Tc cuprate
superconductors, where the coherence length is very small, even
a small defect can act as a pinning center. From an experimental
point of view it is very unlikely to deposit an YBCO thin film
that will be absolutely free of inhomogeneities. These inhomo-
geneities that naturally occur during deposition of thin films
will pin any Abrikosov vortices and therefore there should not
(b)
Figure 6.14: (a) Measured IV characteristics at 57 K. (b) Shapiro steps measur d at 54 K with
fs=10.225 GHz. From [96].
From Figure 6.14(b) the magnitude of the Shapiro voltage step was approximated as
Vo=21 µV, and wi h an RF frequency of fs=10.225 GHz, th value of a fluxon was calculated
from (6.2.4) as
Φo(meas) =
Vo
fs
= 2.0538× 10−15 Wb, (6.4.1)
which confirmed the quantum behavior of the ju tio .
Additional studies were done to characterize the dependence of the critical current (Ic)
on te perature, constriction width and applied mag etic flux den ity (B) [97]. Samples with
constriction widths of 1.9 µm, 3.1 µm and 4.1 µm were prepared, using the same deposition
and milling paramet s and procedures as before.
The measured temperature de endence of the critical current is shown in Figure 6.15
for the three different constriction widths. As can be seen from the graph, the temperature
dependence of the critical current can be approximated by a straight line for all constriction
widths. This is typical for constriction type juncti ns.
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Fig. 3. Temperature dependence of the critical current for the micro-
bridges of 1.9, 3.1, and 4.1 !m widths. Solid lines are used as guide to
the eye.
Fig. 4. Measured critical current versus magnetic field for micro-bridges with different widths. Solid lines are used as guide to the eye.
operation. The YBCO residuals from the cuts were cleaned
by dipping the film in acetone in an ultrasonic bath for a
few minutes. The drawback of this technique is the wear
and resolution degradation of the tips after it has been used
for a few times.
3. RESULTS AND DISCUSSION
After successful fabrication of the ploughs with AFM
nanolithography (see Fig. 1), the film was mounted on a
PC board. Gold wires were bonded from the silver con-
tact pads to copper striplines on the PCB. The sample was
then positioned inside the cold finger cryo-cooler unit for
testing. We used the Mr. SQUID Electronics Unit7 as exci-
tation source. It generates a triangular waveform to test
the device, and we monitored the I–V response with an
oscilloscope.
The current–voltage (I–V ) characteristics of 1.9, 3.1,
and 4.1 !m width micro-ploughs are shown in Figure 2.
J. Nanosci. Nanotechnol. 10, 1–4, 2010 3
Figure 6.15: Measured temperature dependence of the critical current for constriction
widths of 1.9 µm, 3.1 µm, and 4.1 µm. From [97].
A pair of Helmholtz coils was used to to apply a DC magnetic field perpendicular to the
surface of the structure. The measured response of the critical current as a function of the
applied magnetic flux density is shown in Figure 6.16 for the different constriction widths.
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Fig. 3. Temperature dependence of the critical current for the micro-
bridges of 1.9, 3.1, and 4.1 !m widths. Solid lines are used as guide to
the eye.
Fig. 4. Measured critical current versus magnetic field for micro-bridges with different widths. Solid lines are used as guide to the eye.
operation. The YBCO residuals from the cuts were cleaned
by dipping the film in acetone in an ultrasonic bath for a
few minutes. The drawback of this technique is the wear
and resolution degradation of the tips after it has been used
for a few times.
3. RESULTS AND DISCUSSION
After successful fabricatio of the ploughs with AFM
nanolithography (see Fig. 1), the film was mounted on a
PC board. Gold wires were bonded from the silver con-
tact pads to copper striplines on the PCB. The sample was
then positioned inside the cold finger cryo-cooler unit for
testing. We used the Mr. SQUID Electronics Unit7 as exci-
tation source. It generates a triangular waveform to test
the device, and we monitored the I–V response with an
o cilloscope.
The current–voltage (I–V ) characteristics of 1.9, 3.1,
and 4.1 !m width micro-ploughs are shown in Figure 2.
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Figure 6.16: Measured critical current versus magnetic flux density for constriction widths
of (a) 1.9 µm, (b) 3.1 µm, and (c) 4.1 µm. From [97].
In theory, when magnetic flux threads a junction, the critical current will be modulated
by the amount of flux threading the junction. In an ideal Josephson junction the value of the
critical current can be expressed as
ic(ΦJ) = Ic
∣∣∣∣sin(piΦJ/Φo)piΦJ/Φo
∣∣∣∣ (6.4.2)
whereΦJ is the flux threading the junction [98]. This leads to a typical Fraunhofer diffraction
pattern. As can be seen in Figure 6.16, Fraunhofer-like patterns were observed, but with
substantial deviation from the ideal pattern expressed by (6.4.2).
In further experiments the characteristics of a sample with a constriction width of 492 nm
were compared to the characteristics of a so-called variable thickness bridge (VTB) junction
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[99]. In the VTB junction the AFM was used to scratch the junction from left to right, but in
the process changing the force on the tip of the AFM. This led to a constriction that varied
in thickness from 25 nm to 50 nm from edge to edge. A 3D AFM image of the constriction
with a width of 492 nm is shown in Figure 6.17(a) and the VTB junction in Figure 6.17(b).
Both junctions exhibited Shapiro steps and also Fraunhofer-like dependence of the critical
current on magnetic flux density.
With such a demand for nano-JJs there have been
successful attempts to fabricate nano-JJs on YBCO thin
films. The advantage of nano-JJs fabricated on YBCO thin
films is that they can be operated at liquid nitrogen tempera-
ture, and therefore we limit our references to YBCO based
nano-JJ fabrication techniques. Examples are focused
ion-beam,13,17–20 E-beam lithography,15,21–24 off-axis biepi-
taxial fabrication,25,26 and ion-implantation method27 and
laser-etching,28 to name a few. These methods of fabrication
often have multiple step processes involved with degradation
problems. Other successful technique are the atomic force
microscope !AFM" based ones: !1" AFM ploughing29 !Al
bridges", !2" AFM local oxidation !voltage biased AFM tip"
Nb junctions30 and YBCO junctions,31 and !3" fabrication of
variable thickness bridges !VTBs" on MgB2.32 We recently
applied the AFM ploughing technique to fabricate micron-
size YBCO constrictions.33 In this technique, unlike in the
other methods mentioned above, the YBCO material is only
being ploughed and removed and, therefore, material degra-
dation due to the ploughing operation is not expected.
Here we report on our progress in the fabrication of both
nanosize width, constant thickness, YBCO constrictions
!Dayem-type bridges", and also VTBs, and the demonstra-
tion of positive evidence of the Josephson effect in these
nanobridges.
II. EXPERIMENTAL
100–120 nm thin films of YBCO were grown on MgO
!100" substrates by inverted cylindrical magnetron sputter-
ing. The surface morphology and phase purity was charac-
terized by AFM and x-ray diffraction measurements, respec-
tively. The surface roughness was #6 nm and the deposited
thin films were c-axis oriented and phase pure. The measured
Tc was #92 K. The YBCO films were then patterned into
8–10 !m width microstrips, using argon ion milling. More
details of film deposition, characterization and milling are
given elsewhere.33
A. Constant thickness bridge
The AFM was operated in contact mode. The tip was
vertically displaced onto the YBCO surface with a loading
force of 11 !N. We found that this force is sufficient to
completely remove YBCO material. To obtain a constriction
width W, we first placed the tip at the center of the stripling.
The tip was then displaced by W/2 to the left side on the
stripline. The tip is then driven into the YBCO film surface
and ploughed on the same line until the left edge of the film
is reached. The process is repeated, back and forth, for a few
hundred cycles. The optimum tip velocity was 4 !m /s. The
construction is completed by applying the same ploughing
process on the right side of the stripline. By adjusting and
optimizing the tip movement and scan speed of the plough-
ing operation, constrictions of the desired width can be ob-
tained. The length of the constriction is roughly equal to the
tip size !#660 nm". The YBCO residuals were cleaned by
dipping the film in acetone in an ultrasonic bath for a few
minutes. A diamond coated tip was used to plough the con-
strictions. A schematic description is given elsewhere.34 A
typical nanoconstriction of constant thickness !#100 nm",
length !L" #660 nm, and width !W" !#490 nm" is shown
in Fig. 1.
Section analysis of the nanobridge was provided in Fig.
1!a". Horizontal distance between the arrows on the profile
shown in Fig. 1!a" is a measure of the width of the nano-
bridge. Three-dimensional !3D" AFM image as shown in Fig.
1!b" gives a better view of the nanobridge.
B. VTB
In the case of the VTB, the ploughing was done from
one edge to the other edge !left to right", across the width of
the microstripline. As we make several hundred cycles of
ploughing, though a constant loading force was applied as
we go from the left to the right edge, the real loading force
experienced at the edges could be different, as the two edges
may not be exactly the same. We believe that this modifica-
tion of the loading force from the left to the right edge is
resulting in variable thicknesses. Thus, our fabricated bridge
exhibited a thickness variation from approximately 25 to 50
FIG. 1. !Color online" !a" AFM top view of the nanobridge and nanocon-
striction profile. The horizontal distance between the arrow marks in the
profile defines the width of the nanoconstriction as 492.19 nm. !b" A 3D
AFM image of the same nanobridge.
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nm from edg to edge. The width of the bridge is the strip-
line width !"9 !m#. A typical fabricated VTB is shown in
Fig. 2, with the thickness profile.
To measure the I-V characteristics we used Mr. SQUID
equipment.28 The chip, which has eight constrictions, was
placed on a cold finger of a closed cycle cryostat. A loop
antenna from a microwave source was placed just above the
chip, so that we could measure the I-V characteristics in the
presence of microwaves. We applied 3 dB m power in a fre-
quency range of 2–18 GHz. Typical I-V characteristics !with-
out applied microwaves# of a nanoconstriction !constant
thickness# and that of a VTB is shown in Fig. 3.
III. RESULTS AND DISCUSSION
One should note that the I-V characteristics do not dis-
play clear RSJ behavior. There is some rounding near the
knee of the I-V curves. This could be due to flux flow. In Fig.
4 we show the observed Shapiro-steps in the same nanocon-
striction and VTB of Fig. 3.
While the nanoconstriction showed clear Shapiro-steps,
giving positive evidence of the Josephson effect, the VTB
showed much weaker Shapiro-steps. We have verified the
step sizes !30 !V and 32 !V, respectively# fit very well
into the expression !e /h#=n!fS /2Vo# !where e/h is the fun-
damental elementary charge divided by Planck’s constant, f
is the microwave frequency, Vo is the step voltage, and n is
an integer# yielding a value very close to e /h=2.417 96
"1014 Hz /V, which is in good agreement with the text book
value. However, observation of Shapiro-steps alone would
not confirm the Josephson Effect because even flux flow can
yield steps35 similar to the Shapiro-steps. However, if there is
a flux flow, it should be reflected in the Ic versus T data. Flux
flow will yield a power law dependence14,21,22 $Ic"!1
−T /Tc##. In the literature the value of # is varying between 1
and 2. In particular, Schneider et al.21 demonstrated that in
the flux flow regime, the exponent for long nanobridges
!nanoconstriction width but length in micron range% is about
2. Our bridge is a similar bridge and yet does not show the
power law behavior but a straight line behavior as shown in
Fig. 5.
This observed straight line behavior does not support the
flux flow model. This behavior is similar to the reports of
other typical constriction type of behavior.29,36 The critical
current density !Jc# value of our AFM plough nanobridge is
about 0.6"106 A /cm2 at 77 K. This value is closer to the
typical value of 106 A /cm2 expected in YBCO
nanobridges.14 When compared with YBCO nano JJ’s fabri-
cated by the voltage biased AFM tip technique31 which
modifies the surface of YBCO stripline, we can say that our
AFM plough nanobridges have superior critical current prop-
erties. At 77 K our AFM plough nanobridge has about Ic
"400 !A. Similar value is achieved in the case of voltage
biased AFM tip technique based JJ at much lower tempera-
ture 15 K and low values of the bias. Temperature depen-
dence of Ic was not given in Ref. 31.
To further understand the Josephson behavior in our
nanoconstrictions, we did measurements on the dependence
of Ic on an external magnetic field !B#. A pair of Helmholtz
coils was used to generate low uniform fields for this pur-
pose. The field is applied perpendicular to the plane of the
planar nanobridge. In our experimental set up only this ori-
entation is possible. When field is applied in the plane of the
junction, a uniform junction would show the famous Fraun-
hofer behavior $Ic"&sin!$ /%o#& / !$ /%o#%, which will be true
evidence for the Josephson effect. Here $ is the flux density
and %o is the flux quantum expressed in gauss per centimeter
square. Figure 6 shows the Ic versus applied magnetic field
!B# relationship for the nanoconstriction. In the case of the
uniform thickness constriction we obtained a good
Fraunhofer-type diffraction pattern for the measured Ic ver-
sus B relationship $see Fig. 6!a#%. This clearly indicates the
homogeneity of the junction/constriction.
However, we emphasize that this is “Fraunhofer-type”
and not exactly Fraunhofer pattern. This is because in our
case the magnetic field is applied perpendicular to the plane
FIG. 2. !Color online# AFM picture of VTB. The vertical distance between
the arrow marks defines the variation in the thickness of the bridge. Black
set of arrows s ow t e thickness variation from edge to edge of VTB and the
gray o s sh w the thickness from ubstrate to the right side edge.
FIG. 3. !Color online# I-V curve of !a# nanoconstriction
and !b# VTB without microwaves coupled to the
junctions.
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Figure 6.17: (a) 3D AFM image of the top view of the junction with a constriction width
of 492 nm. (b) AFM view of the VTB junction. The variable thickness can be seen in the
constriction area. From [99].
The res arch confirmed that it was indeed possibl to use AFM ploughing to ma ufac-
t re junctions with constant thickness (Dayem-type) and also variable thickness (VTB) junc-
tions. All junctions showed Josephson behavior, as was confirmed by the measured Shapiro
steps in the IV curves when exposed to RF magnetic fields, and also the Fraunhofer-like
dependence of the critical current on applied magnetic field.
6.5 Summary
In this chapter the work that was done on high-temperature superconductors was described.
Due to financial constraints we were compelled to either modify existing equipment or
design and build our own. Here mention must be made of Ulrich Büttner, one of the best
engineering technicians I have ever come across. He was instrumental in the modifications
to the pulsed laser deposition system [90] and the design and fabrication of the argon ion-
mill. Based on the work that he did to build out our fabrication capabilities he received his
Master’s degree in 2011 [100].
A number of my postgraduate students also did some stellar work on the fabrication of
high-Tc Josephson junctions. The work of Hennie de Villiers [101] on bi-epitaxial Josephson
junctions and Wynand van Staden [92, 102] on PBCO buffered step-edge junctions are worth
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mentioning. Akram Elkaseh was able to extend the use of our AFM and showed that it can
be used to fabricate junctions by scratching constrictions into YBCO [103, 95, 96, 97, 99, 104].
During this time we were also very fortunate to have Srinivasu Vallabhapurapu as a
Postdoctoral Fellow in the laboratory. He was a true inspiration for the students and for
myself.
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Nano-devices and sensors
Over the years we have been able to build up a reasonably well-equipped laboratory for
the fabrication of thin film devices. Although we have primarily used the laboratory for the
fabrication of high-Tc devices, specifically YBCO Josephson junctions, the equipment was
obviously also suitable for the fabrication of non-superconducting devices.
Although we have been successful in the fabrication of the basic building block of super-
conducting circuits, the Josephson junction, we realized that we did not have the capabilities
and finances to fabricate more complex high-Tc circuits. We were also convinced that high-
Tc integrated circuits were probably not viable in the short term, or even in the long term.
We thus started to explore other research areas, such as nano-devices and sensors.
7.1 Zinc oxide nanogenerators
7.1.1 Pressure sensors
One of the first non-superconducting projects was an investigation to determine whether a
zinc oxide (ZnO) nanogenerator could be used as a pressure sensor [105, 106].
Two 10 mm × 10 mm silicon substrates were used as base material. Thin layers of gold
(10–20 nm thick) were then sputtered on the substrates to act as a catalyst for the ZnO nano-
wire growth. The Vapor-Liquid-Solid (VLS) method was used to grow the ZnO nanowires
from a mixture of graphite and ZnO powder at 920◦ C for 20 minutes [107]. A SEM photo-
graph of the ZnO nanowires is shown in Figure 7.1. The average height of the nanowires
were 200 nm.
A thin layer of gold was then sputtered on top of the nanowires of one substrate. This
was done to form a Schottky contact, which was a crucial step to make the device piezoelec-
tric. The two samples were then glued together to form the complete sensor. A diagram-
matic presentation of the fabrication process is shown in Figure 7.2(a), and a photograph of
the complete sensor in Figure 7.2(b).
118
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left to cool back to room temperature. With the centre of
the furnace at 920 !C, the samples were in a temperature
zone of 820 !C or lower. Argon gas flowed through the
system at all times, at a steady rate of 60 standard cubic
centimetres per minute (sccm).
After the growth of the ZnO nanowires, the pressure
sensor was manufactured. Two samples with ZnO grown
nanowires on them were glued together, with the sides
with the nanowires, facing each other. The average height
of the ZnO nanowires grown on both samples was 200 nm.
One of the samples with nanowires was covered in a layer
of gold to ensure formation of a Schottky contact. Silicon
glue was used to join the samples. A thin layer of glue
was placed on one of the samples. The other sample was
then placed on top of the glue, with the nanowires facing
down.
Supports were made to control the height of the entire
device. Supports 300 nm thick was chosen in order to
ensure contact of the 200 nm long nanowires on either
side, after they had been glued together. The supports were
10×10 mm samples cut from the same silicon substrate as
the samples used for growth. A 300 nm layer of photore-
sist was spun on the substrate, which acted as the support
for the gluing process. Two supports were made and posi-
tioned on either side of the samples. A weight was placed
on top of the supports, and the glue was then left to set
overnight. Figure 1 is a diagrammatic representation of the
samples after growth and the gluing phase.
The last step was to add contact points where the holes
were drilled. Silver paste was applied to the area exposed
through the hole and a wire was then placed into the silver
paste. The silver paste was left overnight to harden, the
step being repeated on the other side. The hole exposed
an area of grown ZnO nanowires. ZnO is conductive, but
has a high resistance of more than 30 kilo-ohm over a
10×10 mm sample.
Fig. 1. Diagrammatic representation of the samples with nanowires and
the gluing phase.
3. RESULTS AND DISCUSSION
The VLS method, as described above, yielded vertically
dense ZnO nanowires, as shown in Figure 2. The pic-
ture was taken by a Scanning Electron Microscope (SEM)
at low magnification to show the density of the grown
nanowires.
The length of the nanowires was measured with an
Atomic Force Microscope (AFM). Figure 3 shows an
AFM scan of the sample shown in Figure 2. The length of
the nanowires was measured as about 200 nm.
Two samples of nanowires, grown as shown in
Figures 2 and 3, were then used to manufacture the pres-
sure sensor. Before the two samples were glued together,
one of the samples was covered with a layer of gold to
ensure that a Schottky contact was formed. The presence
of a Schottky contact is essential for the device to work,2!11
and it forms when a metal (conductor) and semiconductor
are in contact.
The electron affinity of the semiconductor must be
smaller than the work function of the metal. ZnO has an
electron affinity of 4.5 eV11 and gold a work function of
above 5 eV. Coating one side with gold thus ensures a
Schottky contact.
Two samples of nanowires, grown as shown in
Figures 2 and 3, were then used to manufacture the pres-
sure sensor. Before the two samples were glued together,
one of the samples was covered with a layer of gold to
ensure that a Schottky contact was formed. The presence
of a Schottky contact is essential for the device to work,2!11
and it forms when a metal (conductor) and semiconductor
are in contact. The electron affinity of the semiconduc-
tor must be smaller than the work function of the metal.
ZnO has an electron affinity of 4.5 eV11 and gold a work
function of above 5 eV. Coating one side with gold thus
ensures a Schottky contact.
Figure 4 is a picture of the finished sensor. The wires
to the left and right are used for measurements. From
Fig. 2. SEM picture of ZnO nanowires grown with the VLS method at
920 !C for 20 min.
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Figure 7.1: SEM photograph of the ZnO nanowires grown with the VLS method at 920◦ C
for 20 minutes. From [106].
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the furnace at 920 !C, the samples were in a temperature
zone of 820 !C or lower. Argon gas flowed through the
system at ll times, at a steady rate of 60 standard cubic
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After the growth of the ZnO nanowires, the pressure
sensor was manufactured. Two samples with ZnO grown
nanowires on them were glued together, with the sides
with the nanowires, facing each other. The aver ge height
of the ZnO nanowires grown on both samples was 200 nm.
One of the samples with nanowires was covered in a layer
of gold to ensure formation of a Schottky contact. Silicon
glu was used to join the samples. A thin layer of glue
was placed on one of the samples. The other sample was
then placed on top of the glue, with the nanowires facing
down.
Supports were made to control the height of the entire
device. Supports 300 nm thick was chosen in order to
ensure contact of the 200 nm long nanowires on either
side, after they had been glued together. The supports were
10×10 mm samples cut from the same silicon substrate as
the samples used for growth. A 300 nm layer of photore-
sist was spun on the substrate, which acted as the support
for the gluing process. Two supports were made and posi-
tioned on either side of the samples. A weight was placed
on top of the supports, and the glue was then left to set
overnight. Figure 1 is a diagrammatic representation of the
samples after growth and the gluing phase.
The last step was to add contact points where the holes
were drilled. Silver paste was applied to the area exposed
through the hole and a wire was then placed into the silver
paste. The silver paste was left overnight to harden, the
step being repeated on the other side. The hole exposed
an area of grown ZnO nanowires. ZnO is conductive, but
has a high resistance of more than 30 kilo-ohm over a
10×10 mm sample.
Fig. 1. Diagrammatic representation of the samples with nanowires and
the gluing phase.
3. RESULTS AND DISCUSSION
The VLS method, as described above, yielded vertically
dense Z O nanowires, as shown in Figure 2. The pic-
tur was taken by a Scanning Electron Microscope (SEM)
at low magnification to show the density of the grown
nanowires.
The length of the nanowires was measured with an
Atomic Force Microscope (AFM). Figure 3 shows an
AFM scan of the sample shown in Figure 2. The length of
the nanowires was measured as about 200 nm.
Two samples of nanowires, grown as shown in
Figures 2 nd 3, were then used to manufacture the pres-
sure sensor. Before the two samples were glued together,
one of the samples was covered with a layer of gold to
ensure that a Schottky contact was formed. The presence
of a Schottky contact is essential for the device to work,2!11
and it forms when a metal (conductor) and semiconductor
are in contact.
The electron affinity of the semiconductor must be
smaller than the work function of the metal. ZnO has an
electron affinity of 4.5 eV11 and gold a work function of
above 5 eV. Coating one side with gold thus ensures a
Schottky contact.
Two samples of nanowires, grown as shown in
Figures 2 and 3, were then used to manufacture the pres-
sure sensor. Before the two samples were glued together,
one of the samples was covered with a layer of gold to
ensure that a Schottky contact was formed. The presence
of a Schottky contact is essential for the device to work,2!11
and it forms when a metal (conductor) and semiconductor
are in contact. The electron affinity of the semiconduc-
tor must be smaller than the work function of the metal.
ZnO has an electron affinity of 4.5 eV11 and gold a work
function of above 5 eV. Coating one side with gold thus
ensures a Schottky contact.
Figure 4 is a picture of the finished sensor. The wires
to the left and right are used for measurements. From
Fig. 2. SEM picture of ZnO nanowires grown with the VLS method at
920 !C for 20 min.
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Fig. 3. AFM scan of ZnO nanowires grown with the VLS method at
920 !C for 20 min.
Figure 4 it is now clear why a hole was drilled through
the sample in the beginning. This makes it very easy to do
wire-bonding on the sensor. The wire-bonding technique
with silver paste, as used here, proved adequate, but better
bonding methods can be utilized.
The gluing of the two samples presented the greatest
problems during the manufacturing process. The Si(100)
substrates have a mean thickness of 350 !m with a vari-
ance of 50 !m. This meant that, if the nanowires were
grown on a piece of the substrate with a thickness of
350 !m, and the silicon used as supports was 400 !m
thick in addition to the 300 nm photoresist layer, the
nanowires would never touch, as they were only 200 nm in
length. When the two samples are glued together the sen-
sor will be 750.4 !m thick, but the upports are 800.6 !m
thick, which means t ere will be a 50 !m gap between
the nanowires. To minimize this potential problem, the
Fig. 4. Picture of fabricated ZnO nanowire pressure sensor.
samples used as supports came from the same substrate as
the samples used for nanowire growth. Out of 15 sensors
that were made, only eight worked, due to the variance in
substrate thickness. Two more sensors were manufactured
without a layer of gold on either of the two ZnO nanowire
samples. When these sensors were tested, no output volt-
age was observed. This is due to the fact that no Schottky
contact is present in this case. The nanowires that are in
contact are all ZnO nanowires, with a semiconductor to
semiconductor contact, while a Schottky contact requires
a metal to semiconductor contact.
Simulations were performed on a single ZnO nanowire,
in order to gain a better understanding of the piezoelec-
tric effect. A single nanowire, with a length of 600 nm
and a diameter of 30 nm, was simulated using Comsol
Multiphysics.12 The material properties used during the
simulations were for bulk ZnO and not specifically for the
nanomaterial.13 A force was applied on the nanowire and
the electric potential was then calculated. Figure 5 shows
the simulated result when a force of 40 MN is applied to
the top of the nanowire, working only in the x-direction.
Figure 5 shows that a simulated potential of 0.358 V
is generated when the pressure is applied. As stated, the
simulation makes use of bulk material properties and does
not include any losses.
The nanowire also has internal resistance, which was not
taken into account when the simulations were performed.
The sensors were tested to determine the relationship
between applied pressure and output voltage. In order to
do this, different weights were used to apply different
pressures. The weights were placed on a 25 mm2 block
to ensure that the area where the pressure was applied
remained the same. The measured output voltages of the
sensors were much lower than the simulated results. An
amplifier circuit, with a gain of 1000, was used during
measurements. Figure 6 shows the output voltage versus
applied pressure graph for five fabricated sensors.
It is clear from the figure that most of the sensors exhibit
the same behavior. Only the yellow line differs substan-
tially from the first four. It exhibits a lower voltage at the
same pressure value, and increases more sharply than the
others as the pressure is increased. The other four sen-
sors all show an almost linear increase to about 60 kPa,
where the graph illustrates then flatten out a bit and con-
tinue, again in a linear fashion. This means that the sensor
voltage initially rises quickly, as the pressure rises, and
then flattens. Each sensor has a maximum generated volt-
age value, and it verges towards that value as pressure is
increased. Initially the increase in voltage is quite sharp,
but at a certain pressure, the graph flattens and the voltage
increases more gradually towards the maximum value. The
yellow line does not exhibit this behavior but, instead, the
generated voltage continues to rise quite rapidly. It can be
that this sensor has a much higher maximum value, and
will therefore flatten out only at a much higher pressure
value.
Nanosci. Nanotechnol. Lett. 2, 203–207, 2010 205
(b)
Figure 7.2: (a) Diagrammatic presentation of the fabrication process of the sensor. (b) Pho-
tograph of the fabricated ZnO nanowire pressure sensor. From [106].
Comsol Multiphysics [108] simulations were performed on a single ZnO nanowire with a
length of 600 nm and a diameter of 30 nm, to verify that the concept was viable. As can be
seen from Figure 7.3(a), a potential of 0.358 V was generated when a force of 40 MN was
applied to the top of the nanowire in the x-direction.
The response of five fabricated sensors were tested by measuring the output voltage
when different weights were put on the sensors. The weights were placed on a 25 mm2 block
to ensure that the pressure point remained the same. The output voltage was amplified with
a gain of 1000. The measured responses of the five sensors are shown in Figure 7.3(b).
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Fig. 5. Electric potential of a simulated ZnO nanowire, when a force of
40 MN is applied in the x-direction.
The generated voltages did vary to some degree between
different devices. In Figure 6 the light blue and dark blue
lines are very close, while the green line is just beneath and
the red line just above them, with the yellow line differ-
ing completely. This means that for each device different
voltages will be measured for the same applied pressure.
If the yellow line is omitted from the results, at a pressure
of 100 kPa, the mean voltage is about 5.03 mV. The two
blues lines are at 5 mV at 100 kPa, but the red line is
already at 5 mV at a pressure of 78 kPa. The green line
only reaches 5 mV at 140 kPa. Each device must thus be
calibrated individually to ensure that it gives the correct
Fig. 6. Measured relationship between output voltage and applied pres-
sure, for 5 different sensors.
voltage at the corresponding pressure. Taking the mean
value at a certain pressure will not give accurate results.
The simulations, as well as the mathematics, show that
the output voltage should be in the range of a few volts,
and not a few millivolts, as was measured. Looking at
the simulation results a voltage of 0.358 V is predicted
while, in the same pressure range, the generated voltages
for the practical nanowires were much smaller. Even when
the applied pressures were much higher than the pressure
used in the simulation, the generated voltages were still far
smaller. The discrepancy can be ascribed to the fact that in
practice the device has losses, which were not incorporated
into the simulation model. These losses include:
• Contact resistance between nanowires,
• Resistance of nanowires themselves,
• Resistance between the nanowires and the Si/Au
substrate,
• Resistance of the Si/Au substrate,
• Resistance of the contact pads for wire-bonding,
• Resistance of wires used for wire-bonding,
• Capacitance between nanowires, and
• Capacitance between the two Si/Au substrates.
The output voltage can be raised if the abovementioned
resistance and capacitance values are minimized.
4. CONCLUSION
A working ZnO nanowire pressure sensor was demon-
strated. The pressure applied to the sensor was kept low
to avoid breakage of the Si samples. The sensors did give
out consistent voltages, which compared well with results
reported for bulk material14 and force sensing resistors
(FSR). In order for the device to be used as a pressure
sensor, the output voltages will have to be raised and the
resistance and capacitive effects negated.
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Figure 7.3: (a) Electric potential of a simulated ZnO nanowire when a force of 40 MN is ap-
plied in the x-direction. (b) Measured relationship be ween the output voltage and applied
pressure, for 5 different sensors. From [106].
It was clear from the graphs that most sen ors exhibited almos linear behavior up to
about a pressure of 60 kPa, after which the voltages flattened out. One sensor (yellow line)
showed a substantially different characteristic.
It was also observed that the measured output voltages of the sensors were much lower
than the simulated values. That was due to the fact that loss factors, such as the internal
resistance of the nanowires, the contact resistance of the contact pads and the resistance of
the Si/Au substrate were not taken into account.
Due to the high temperature required for the growth of the ZnO nanowires in pre-
vious experiments, a different technique was used to further explore the characteristics
of the piezoelectric pressure sensor. The nanowires were grown by the aqueous solution
method [109], which is a low temperature process. Thin layers of ZnO (15–20 nm thick)
were deposited on 10 mm × 10 mm silicon substrates y RF m gnetron sputtering. The
coated substrates were then placed face down in an equal molar aqueous solution of hex-
ahydrate and hexamethylenetetramine. The solution was then placed in an oven at 85◦ C f r
20 hours. The density and morphology of the grown ZnO nanowires are shown in Figure
7.4 [110].
A top electrode was manufactur d by evaporating a 100 nm layer of gold (Au) on a
silicon substrate to form a Schottky contact. The final assembly is shown in Figure 7.5, where
the gold side of the top electrode is resting on top of the nanowires. In order to verify that a
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Figure 2. (a) The density and (b) the morphology and size of the
nanowires grown by the aqueous solution method. The growth was
done at 85 ◦C for 20 h.
sputtering deposition method. The ZnO layer was deposited at
20 kPa, with a 3:1 mixture of argon and oxygen, at 100 W for
10–15 min.
The coated substrates were then placed face down in
an equal molar aqueous solution of zinc nitrate hexahydrate
(0.1 M) and hexamethylenetetramine (0.1 M). The solution,
with the substrates suspended on top, was sealed and placed
inside the oven at 85 ◦C for 20 h. After the hydrothermal
reaction, the substrates were rinsed with DI water to remove
residual salt on the surface of the substrate, after which it was
dried with nitrogen gas [9–11].
The electrode was manufactured by thermally evaporating
a 100 nm thick layer of gold (Au) on to Si(100) wafers. The
Au was deposited at a rate of 1.5 A˚ s−1 for about 12 min.
Figure 3. (a) I V curve of nanowires and (b) I V curve of
nanogenerator. Both curves show the nonlinearity due to the
Schottky contact.
The surface morphology of the nanowires was charac-
terized using a Phenom Fei scanning electron microscope
(SEM) [12]. Voltage measurements were carried out using dif-
ferent operational amplifiers which was converted to a digital
signal using a LabJack U6 Digital to Analog Converter [13].
Current and I V curves were measured by a Hewlett Packard
4140B pA meter/DC voltage source.
Figure 2 shows typical SEM images of the ZnO nanowires
that were grown by the aqueous solution method. Figure 2(a)
clearly shows the density of the grown nanowires, which is
estimated at 5.5 µm−2. Figure 2(b) shows the morphology of
the nanowires, at 17 200 magnification.
Silver paste was used to add conducting wires to both
the electrode and nanowires, as illustrated in figure 1. To
verify the formation of a Schottky contact an I V curve of
the nanogenerator was obtained. The current through the
nanowires and nanogenerator was measured separately; as the
voltage was increased from −5 to+5 V. Figure 3(a) shows the
I V curve of nanowires and figure 3(b) shows the I V curve
of the nanogenerator. Figure 3(a) was obtained by connecting
the voltage to the different ends of the substrate of which the
nanowires were grown and measuring the resulting current.
A gold electrode was placed on top of the nanowires and
the positive voltage was connected to the electrode and the
2
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Current and I V curves were measured by a Hewlett Packard
4140B pA meter/DC voltage source.
Figure 2 shows typical SEM images of the ZnO nanowires
that were grown by the aqueous solution method. Figure 2(a)
clearly shows the density of the grown nanowires, which is
estimated at 5.5 µm−2. Figure 2(b) shows the morphology of
the nanowires, at 17 200 magnification.
Silver paste was used to add conducting wires to both
the electrode and nanowires, as illustrated in figure 1. To
verify the formation of a Schottky contact an I V curve of
the nanogenerator was obtained. The current through the
nanowires and nanogenerator was measured separately; as the
voltage was increased from −5 to+5 V. Figure 3(a) shows the
I V curve of nanowires and figure 3(b) shows the I V curve
of the nanogenerator. Figure 3(a) was obtained by connecting
the voltage to the different ends of the substrate of which the
nanowires were grown and measuring the resulting current.
A gold electrode was placed on top of the nanowires and
the positive voltage was connected to the electrode and the
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Figure 7.4: (a) The density and (b) morphology of the grown ZnO nanowires grown by the
aqueous method. The growth was done at 85◦ C for 20 hours. From [110].
Schottky contact had been formed, the IV curve of t e assem led ensor was measured. The
measured result is shown in Figure 7.6. The diode-like characteristic confirmed the existence
of a Schottky contact.
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Abstract
A novel method to measure the output voltage of a zinc oxide nanowire nanogenerator is
proposed. Various tests are performed to verify that the output voltage does indeed originate
from the nanogenerator and not from environmental noise. Although noise does influence the
output voltage measurements, the output voltage is easily distinguishable from the measured
noise. It is also shown that the method can be used to determine the internal resistance of the
nanogenerator by measuring the output voltage over different output resistors.
(Some figures in this article are in colour only in the electronic version)
Nanopiezotronics is an emerging field and it has applications
in various fields including, but not limited to: piezoelectric
field effect transistors [1], diodes [2] and nanogenerators [3].
Nanopiezotronics works on the unique coupling of the
piezoelectric and the semiconducting properties of zinc oxide
(ZnO) nanostructures [4].
The nanogenerator uses ZnO nanowires to generate power.
The nanogenerator is manufactured by placing a conductive
metal electrode on top of ZnO nanowires, as shown in figure 1.
The work function of the electrode must be higher than the
electron affinity of the ZnO nanowires (4.2 eV) [5], in order to
form a Schottky contact [6]. When an external force is applied
to the top of the electrode, it is also applied to the nanowires,
causing it to bend. A piezoelectric voltage is generated due
to this bending of the nanowires. The semiconductor–metal
interface between the ZnO nanowires and electrode forms a
Schottky contact. The voltage that is generated due to the
piezoelectric effect is rectified by the Schottky contact making
it possible to measure the resulting output voltage [7]. The
voltage is measured across a resistor that is placed between the
nanowires and the electrode, as shown in figure 1.
Measuring the output voltage of ZnO nanowires can
present a number of problems. The output voltage of a singl
nanowire is very small, typically only a couple of millivolts
in magnitude [7]. Environmental noise is of the same order
of magnitude as the output voltage and care must thus be
taken to ensure that the measured voltage originates from
the nanowires and not from environmental noise [8]. Most
measurements found in the literature use an AFM system to
Figure 1. Schematic of the nanogenerator. The nanowires and gold
electrode are on Si(100) substrates. A resistor, R, is connected
b tween the nanowires and electrode with silver paste.
measure the voltage generated from a single nanowire. The
AFM tip acts as the electrode which bends the nanowire and
simultaneously measures the voltage that is generated by the
piezoelectric effect [7]. This paper describes an easy method
to measure the output voltage of a ZnO nanogenerator without
the use of an expensive AFM system. This method does not
measure the voltage from a single nanowire, but rather from
the nanogenerator as a whole.
The synthesis of the ZnO nanowires was carried out
in a laboratory oven by means of the aqueous solution
method [9–11]. Si(100) wafers, 10 mm× 10 mm in size, were
used as substrate for the nanowires. A 15–20 nm thick layer of
ZnO was deposited on the substrates, using an RF magnetron
0957-4484/11/395204+05$33.00 © 2011 IOP Publishing Ltd Printed in the UK & the USA1
Figure 7.5: Schematic of the assembled nanogenerator. From [110].
An i -phase op rational amplifier circuit, with a voltage gain of 100, was used to mea-
sure the output voltage of the nanogenerator acros th load sistor shown in Figure 7.5.
The measurements we e taken by moving th top electr de around, with the g ld side of the
top electrode resting on top of the nanowires, thus bendi g the nanowires. The measured
output voltage of the nanogenerator is shown in Figure 7.7, ith a lo d resistor of 10 MΩ.
It can clearly be seen that an output, significa tly bove the noise level, was only generated
when the nanowires were disturbed.
To establish whether the generated voltages were not due t mechanical noise, but due
to the friction of the top electrode on the nanowires, the gold layer of the top electrode
was replaced by silver (Ag), which would inhibit the formation of a Schottky contact. The
measurements confirmed that the observed output voltage in contact mode was similar to
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Figure 7.6: Measured IV curve of the nanogenerator. From [110].
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Figure 7. Output voltage from the nanogenerator with the electrode
connected to the Vin terminal.
Figure 8. Output voltage from the nanogenerator with the LF351
operational amplifier.
has the same size and shape as in figure 5, but is now negative
with respect to ground, as shown in figure 7. The output is
marginally larger due to the noise that is added to the output
voltage.
Different operational amplifiers were used to determine
what influence the amplifier has on the output signal.
Amplifiers have different offset voltages, offset currents and
bias currents that influence the measurements that are taken.
When a different operational amplifier is used in this case, with
the electrode connected to ground, the output voltage looks the
same as in figure 5, as seen in figure 8. The output voltage
in figure 8 was observed using an LF351 operational amplifier
from ST Microelectronics. From figure 8 it is clear that the
output voltage has an offset of a few millivolts. The offset
is a consequence of the operational amplifier circuit that is
used. More negative voltage peaks are also present with this
operational amplifier.
The effect of the output resistor Rout, was investigated
next. Resistors are, per definition, noisy components. This
means that adding a resistor to your system will increase
the level of the noise that is observed. All of the previous
experiments were performed with the resistor, Rout, equal
Figure 9. Output voltage from the nanogenerator with
Rout = 10 M!.
Figure 10. Output voltage from the nanogenerator with
Rout = 100 k!.
to 1 M!. Figure 9 shows the output voltage when Rout
is increased to 10 M!, still using the LF351 operational
amplifier. It is clear from figure 9 that the output voltage is
larger in magnitude, but so is the noise. The peaks of the output
voltage are higher only because more noise is added to the
signal. This is clear when figures 5 and 9 are compared. The
resistor increased by a factor of ten and the noise also increased
considerably.
When Rout is decreased by a factor of ten, not only
does the noise decrease, but the output voltage also decreases
considerably, as seen in figure 10. This is due to the internal
resistance, Ri, of the nanogenerator, as illustrated in figure 11.
Ri represents the equivalent resistor of the active nanowires
of the nanogenerator and contact resistance between those
nanowires and the electrode, Ro is the resistance due to inactive
nanowires and their contact resistance and resistance Re is the
resistance of the electrode. The parallel combination of Ro and
Re will approximate Re because it is normally much smaller
than Ro. The series combination of Ri and Re will approximate
Ri, because Ri is typically much larger than Re. Thus, the
circuit can be simplified to a voltage source and a series
resistance Ri. When Rout, the output resistor, is connected
4
Figure 7.7: Measured output voltage of the nanogenerator with a load resistance of 10 MΩ.
From [110].
the noise observed in non-contact mode. This was a clear indication that the measured
voltages in contact mode were indeed a result of the presence of the Schottky contact, and
thus due to piezoelectricity.
The existing nanogenerators were still some way off from being practical, mainly due to
the fact that the friction between the nanowires and the gold electrodes damaged both the
nanowires and the gold electrodes.
7.1.2 Optimization of the output voltage of a rigid ZnO nanogenerator
Two different methods to synthesize ZnO nanowires were used previously [106, 110]. Each
method had a set of parameters which, if varied, would change the output voltage of the
nanogenerator.
The influence of the changes in these parameters were investigated for both growth
methods to determine whether optimum conditions for resistance and carrier concentra-
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tion could be found with respect to the generated output voltages of the nanogenerators
[111, 112]. The standard procedures for the Vapor-Liquid-Solid (VLS) and aqueous solution
methods were followed, as described in Section 7.1.1 (p. 118 and p. 120, respectively).
Certain parameters were changed between specified levels, one at a time, during the
growth process of the nanowires. The parameter values that were changed, with their min-
imum and maximum values, are shown in Table 7.1 for the VLS method, and in Table 7.2
for the aqueous solution method. The influence of the change of the parameters was then
visually observed with a SEM for each sample, and the resistance, carrier concentrations
and the generated output voltages were also determined.
Table 7.1: Different high and low levels of growth parameters that were used during the
VLS growth of ZnO nanowires
Parameter Low level High level
Growth time (minutes) 5 30
Growth temperature (◦C) 500 1200
Initial pressure (mTorr) 200 2000
Growth pressure (mTorr) 500 1500
Source powder (grams) 1 3
Argon flow rate (sccm) 20 120
Table 7.2: Different high and low levels of growth parameters that were used during the
aqueous solution growth of ZnO nanowires
Parameter Low level High level
Growth time (hours) 1 24
Growth temperature (◦C) 60 120
Concentration (mM) 10 100
Covered No Yes
Ratio (Zinc salt:HMTA) 1:0.75 1:1.125
The substrate with the grown nanowires was fixed to a test board, as shown in Figure 7.8.
Conducting wires were attached to the four corners of the substrate, using silver paste. The
Van der Pauw method was used to measure the resistivity of the nanowires. A total of eight
resistance values were measured by application of a current between two terminals, and
then measuring the voltage across the other two terminals. The resistance values R12,34, R34,12,
R21,43, R43,21, R23,41 , R41,23, R32,14 and R14,32 were measured. The subscript convention is explained
in Figure 7.8. The average of the first four values was defined as Rv and the average of the
last four values as Rh. The resistance of the nanowire substrate (Rs) could then be calculated
by solving the Van der Pauw equation [113]
e−piRv/Rs + e−piRh/Rs = 1. (7.1.1)
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The growth for both methods is carried out on n-type
Si (100) substrates that are cleaned and a thin layer of
ZnO (20 nm) is deposited via RF-magnetron sputtering
and acts as a seed-layer for the nanowire growth. The
nanowire growth is characterised using a scanning elec-
tron microscope (SEM). The Phenom Fei SEM [15] was
used to examine the nanowires at different magnifica-
tion, after growth. The growth direction, growth density
and nanowire morphology was examined and compared
between the two different nanowire growth methods.
The output voltage of the ZnO nanowire substrate
is measured by placing a gold electrode on top of the
nanowires, and a force is then applied to this electrode.
The applied force results in the electrode bending the
nanowires, which in turn creates a piezoelectric poten-
tial and as a result of the formation of a Schottky contact
at the nanowire electrode interface, an output voltage is
observed [16]. The applied force can be controlled by plac-
ing various weights on the electrode to ensure accurate
measurements are taken. The resistance and the carrier
concentration of the nanowire arrays are measured, using
the Van der Pauw and Hall methods respectively [17,18].
During the growth of the ZnO nanowires certain
parameters were changed in consecutive runs to see the
influence each parameter has on the growth. Table 1
shows the parameters, with the maximum and the mini-
mum levels of the parameters that are changed during the
VLS growth. Table 2 shows a similar table for the aqueous
solution method.
During the growth of the nanowires the parameters
were changed, one at a time, between the specified lev-
els in Table 1 and Table 2. The influence that the change
in growth parameters has on the nanowire growth is
observed with the SEM and the carrier concentrations,
the resistance and the output voltage values are measured.
High magnification images are used to observe the dif-
ference in nanowire morphology and lower magnification
images are used to observe the growth density and growth
direction.
The substrate with grown nanowires is fixed to a test-
board shown in Figure 1. The substrate, with nanowires
grown on top is placed in the centre and the corners are
Table 1 Different growth parameters, with high and low
levels, used during the VLS growth of ZnO nanowires
Parameter Low level High level
Growth time (minutes) 5 30
Growth temperature (°C) 500 1200
Initial pressure (mTorr) 200 2 000
Growth pressure (mTorr) 500 1500
Source powder (grams) 1 3
Argon flow rate (sccm) 20 120
Table 2 Different growth parameters, with high and low
levels, used during the aqeuous solution growth of ZnO
nanowires
Parameter Low level High level
Growth time (hours) 1 24
Growth temperature (°C) 60 120
Concentration (mM) 10 100
Covered No Yes
Ratio (Zinc salt : HMTA) 1 : 0.75 1 : 1.25
connected to the conducting lines using silver paste. The
silver paste is put on top of the nanowires connecting the
nanowires to the test-board. Conducting wires are added
to the silver paste and is connected to the measuring
equipment.
The Van der Pauw method is used to measure the resis-
tivity of the nanowire substrate. The substrate is put in
place with each corner numbered as shown in Figure 1.
In total eight different resistance values are calculated by
applying current through two terminals and measuring
the voltage across the remaining two terminals. Resis-
tances R12,34, R34,12, R21,43, R43,21, R23,41, R41,23, R32,14 and
R14,32 are measured and is generically defined as Rab,cd =
Vcd/Iab, with a, b, c and d integers between 1 and 4. The
average of the first four values is defined as Rv, while the
average of last four values gives Rh. The resulting resis-
tance, Rs, of the nanowire substrate is derived from the
Van der Pauw equation [17]
e−πRv/Rs + e−πRh/Rs = 1 (1)
The carrier concentration is measured by placing the
nanowire substrate in a constant magnetic field, and by
application of a constant current, the Hall voltage, Vh, is
measured. The substrate, fixed to the test-board, is placed
Figure 1 Nanowire sample attached to testing circuit as used for
Hall and Van der Pauwmeasurements, with the measurements
for R12,34 is shown.
Figure 7.8: Photograph of a nanowire sample attached to the test board for Van der Pauw
and Hall measurements. The measurement setup for R12,34 is shown. From [112].
The carrier concentration was measured by applying a constant magnetic field perpen-
dicular to the nanowire substrate. Constant currents I13, I31, I24 and I42 were then applied
consecutively and the resultant Hall voltages V42,V24,V13 and V31 were measured. The re-
spective carrier concentrations were then calculated from a modified version of the Hall
equation [110] as
ns =
8× 10−8 IB
qd(V24 +V42 +V13 +V31)
(7.1.2)
where I is the applied constant current, B the applied magnetic field (in Gauss), q electron
charge and d the thickness of the material.
More than 120 samples were grown, of which more than 30 were grown with the VLS
method and 90 using the aqueous solution method. Every sample was examined with a
SEM at different magnification values in order to compare nanowire morphology, growth
direction and density. Images of typical nanowire growth is shown in Figure 7.9 for the
two growth methods. Typically the VLS method produced nanowires with lengths ranging
from 3 to 4 µm and diameters from 60 to 100 nm. For the aqueous solution method the
lengths ranged from 1.5 to 2 µm and diameters from 100 to 150 nm. On average the growth
characteristics of the two methods looked very similar, but occasionally random growth
directions were obtained by the VLS method.
The measured relationships between resistance and output voltage, and carrier concen-
tration and output voltage, are shown in Figure 7.10 for both growth methods.
From Figure 7.10(a) it is clear that an optimum output voltage is observed within a cer-
tain resistance range. The observations made intuitive sense, because, at low resistance
values the carrier concentration is high, which has a screening effect of the piezoelectric po-
tential, thus suppressing the generated output voltage. At high resistance values, on the
other hand, the lower output voltages were due to internal losses.
Figure 7.10(b) shows a distinct peak at a certain carrier carrier concentration. At low
carrier concentrations piezoelectric charges are not free to move and a lot of losses occur
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in the magnetic field and a constant current is applied
diagonally. The currents I13, I31, I24 and I42 are applied
consecutively and the resulting voltages are measured
over the open terminals V42, V24, V13 and V31, respec-
tively. The magnetic field is then reversed and the same
measurements are again made. The voltages measured
in the negative oriented magnetic field are subtracted
from the voltages in the positive oriented magnetic field.
The carrier concentration is calculated using a modified
version of the Hall equation [16]
ns = 8× 10
−8IB
qd[V24 + V42 + V13 + V31] (2)
where I is the constant current in Ampere, B is the mag-
netic field strength in Gauss, q is the electron charge and
d is the depth of the material.
Normally the Hall and Van der Pauw methods are used
for thin films, but the nanowire growth is so dense that it
can be modelled as a thin layer. Ideally impedance spec-
troscopy should be used to measure the resistance and
carrier concentration of the nanowire arrays. Although
the exact values generated from these two methods might
not be as accurate, the findings are in line with theoretical
predeictions. The Hall method has previously been used
to measure these quantities with great success [19]. More
accurate measurements are required to further confirm
the results presented in this article.
The constant current is applied using the 120B Constant
Current source form Lake Shore, Ohio, USA. Voltages are
measured using a digital voltmeter.
The resistance measurements were made with a con-
stant current flow of 10µA. The Lakeshore current source
has a compliance voltage of 11 V and in order to ensure
this voltage is never exceeded, all test were conducted at a
low current. The resistance values of the samples ranged
from a few 100 ohm which corresponds to no nanowire
growth, to just below 1 M! which corresponds to very
dense nanowire growth.
The carrier concentrations are measured at a 10 µA
constant current, with a constant magnetic field of 3700
Gauss. Measurements were made with the magnetic field
applied along the positive z-axis. The field was then
reversed and the measurements repeated. The carrier
concentrations are expected to range from 1014 to 1020, as
predicted by Wang et al. [20,21].
Findings
Figure 2(a) shows typical nanowire growth using the
VLS method. The nanowires are 60–100 nm in diameter
and 3–4 micrometres in length. Figure 2(b) shows typi-
cal growth achieved using the aqueous solution method.
The nanowires are 100–150 nm in diameter and 1.5–2
micromeres in length.
Figure 2 Typical nanowire growth by means of the a) VLS
method, and b) the aqueous solution growth method.
The VLS nanowire growth results in longer and thinner
nanowires, but the growth direction is more random com-
pared to the aqueous solution method. The nanowires are
not aligned as well as in the aqueous solution growth. The
aqueous solution grown nanowires are aligned perpendic-
ular to the substrate. The growth also appears to be more
dense than that of the VLS growth.
Over 120 samples were grown, more than 30 with the
VLS method and 90 using the aqueous solution method.
Each sample was examinedwith the SEM at differentmag-
nification to look at the nanowire morphology, growth
direction and growth density. Overall the growth of the
two methods looked similar, however, at times the VLS
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in the magnetic field and a constant current is applied
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ns = 8× 10
−8IB
qd[V24 + V42 + V13 + V31] (2)
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predeictions. The Hall method has previously been used
to measure these quantities with great success [19]. More
accurate measurements are required to further confirm
the results presented in this article.
The constant current is applied using the 120B Constant
Current source form Lake Shore, Ohio, USA. Voltages are
measured using a digital voltmeter.
The resistance measurements were made with a con-
stant current flow of 10µA. The Lakeshore current source
has a compliance voltage of 11 V and in order to ensure
this voltage is never exceeded, all test were conducted at a
low current. The resistance values of the samples ranged
from a few 100 ohm which corresponds to no nanowire
growth, to just below 1 M! which corresponds to very
dense nanowire growth.
The carrier concentrations are measured at a 10 µA
constant current, with a constant magnetic field of 3700
Gauss. Measurements were made with the magnetic field
applied along the positive z-axis. The field was then
reversed and the measurements repeated. The carrier
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micromeres in length.
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method, and b) the aqueous solution growth method.
The VLS nanowire growth results in longer and thinner
nanowires, but the growth direction is more random com-
pared to the aqueous solution method. The nanowires are
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Over 120 samples were grown, more than 30 with the
VLS method and 90 using the aqueous solution method.
Each sample was examinedwith the SEM at differentmag-
nification to look at the nanowire morphology, growth
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Figure 7.9: Typical nanowire growth obtained by the (a) VLS method, and (b) the aqueous
solution growth method. From [112].
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method resulted in nanowire growth with random growth
dir ctions. Each s mple was placed on a test board in
order to easure the resistance and carrier concentration.
All the data i obtained using both growth methods.
Figure 3 shows the rel tionship betwe n the mea ured
resistance and carrier concentration values. From the
graph it is clear that at low resistance the carrier concen-
tration is high. This is expected because at low resistance
there ar a lot of charge carriers for curr nt tra sp rt. At
higher resistance the number of carriers decreases which
means the current cannot propagate through the material
as easy and hence the resistance is higher. Some points
do not fall on the fitted graph and this is due to two
main factors. Firstly all the samples were not grown on the
same silicon wafer, but rather a couple of different wafers
were used to prepare all the samples. The intrinsic carrier
concentration of the silicon wafers can be different and
this leads to slightly higher measured carrier concentra-
tions. Secondly, the deposition of the ZnO layer cannot
be controlled within nanometer accuracy and hence the
thickness could vary. A couple of extra nanometers of
ZnO would also increase the carrier concentration.
The biggest problem with using the Hall method to
measure the carrier concentration of nanowires is that
the method was developed for thin films. In this films
the current can flow freely in thin two dimensions of the
film. With the nanowires a third demension is added and
the current might not travel through the nanowires but
it might travel through the base of the nanowires lead-
ing to inaccurate measurements. Although this might be
the case, the resulting values are in the theoretically pre-
dicted range and hence the method was used for further
investigation.
As mentioned, due to the piezoelectric effect, when the
ZnO nanowires are bent, a piezoelectric potential is cre-
ated. With the presence of a Schottky contact the piezo-
electric potential can be measured as the output voltage of
a nanogenerator [16].
Figure 3 Relationship between the resistance and carrier
concentration of grown ZnO nanowire samples. The fitted graph
shows at low resistance the carrier concentration is high and at high
resistance the carrier concentration is low, as obtained from both VLS
and aqueous solution growth.
Figure 4 Relationship between the resistance and output
voltage of grown ZnO nanowire samples showing a clear peak
of high output voltage within a certain resistance window, as
obtained from both VLS and aqueous solution growth.
According to Wang et al. the generated piezoelectric
potential can be screened by the charge carriers [20,21].
This will lead to a reduction in size of the output volt-
age, but it will not fully screen the piezoelectric potential.
Under ideal conditions the charge carriers will be absent,
and thus the piezoelectric potential is not screened at
all, resulting in a maximum output voltage. The prob-
lem however is with no charge carriers t e piezoelectric
charge will be trapped inside the material due to the
hig resistance. If, in this ideal case however, the c r-
r er concentrati n is too large, the charges will screen the
piezoelectric charge, the higher th carrier concentration
the ore the piezo lectric charge is screened resul ing in a
much lower voltage [20,21]. Somewhere is between these
two extreme cases an optimal value for carrier concen-
tration will exist. The concentration will be high enough
to allow good conductivity and low resistance but still be
low enough as to not screen the piezoelectric charge too
much.
Figure 5 Relationship between the carrier concentration and
output voltage of grown ZnO nanowire samples, showing a
clear peak in output voltage at a specific carrier concentration,
as obtained from both VLS and aqueous solution growth.
(a)
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there are a lot of charge carriers for current transport. At
higher resistance the number of carriers decreases which
means the current cannot propagate through the material
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same silicon wafer, but rather a couple of different wafers
were used to prepare all the samples. The intrinsic carrier
concentration of the silicon wafers can be different and
this leads to slightly higher measured carrier concentra-
tions. Secondly, the deposition of the ZnO layer cannot
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ing to inaccurate measurements. Although this might be
the case, the resulting values are in the theoretically pre-
dicted range and hence the method was used for further
investigation.
As mentioned, due to the piezoelectric effect, when the
ZnO nanowires are bent, a piezoelectric potential is cre-
ated. With the presence of a Schottky contact the piezo-
electric potential can be measured as the output voltage of
a nanogenerator [16].
Figure 3 Relationship between the resistance and carrier
concentration of grown ZnO nanowire samples. The fitted graph
shows at low resistance the carrier concentration is high and at high
resistance the carrier concentration is low, as obtained from both VLS
and aqueous solution growth.
Figure 4 Relationship between the resistance and output
voltage of grown ZnO nanowire samples showing a clear peak
of high output voltage within a certain resistance window, as
obtained from both VLS and aqueous solution growth.
According to Wang et al. the generated piezoelectric
potential can be screened by the charge carriers [20,21].
This will lead to a reduction in size of the output volt-
age, but it will not fully screen the piezoelectric potential.
Under ideal conditions the charge carriers will be absent,
and thus the piezoelectric potential is not screened at
all, resulting in a maximum output voltage. The prob-
lem however is with no charge carriers the piezoelectric
charge will be trapped inside the material due to the
high resistance. If, in this ideal case however, the car-
rier concentration is too large, the charges will screen the
piezoelectric charge, the higher the carrier concentration
themore the piezoelectric charge is screened resulting in a
much lower voltage [20,21]. Somewhere is between these
two extreme cases an optimal value for carrier concen-
tration will exist. The concentration will be high enough
to allow good conductivity and low resistance but still be
low enough as to not screen the piezoelectric charge too
muc .
Figure 5 Relationship between the carrier concentration and
output voltage of grown ZnO nanowire samples, showing a
clear peak in output voltage at a specific carrier concentration,
as obtained from both VLS and aqueous solution growth.
(b)
F ur 7.10: ( ) M asur d rel ti nship between the resistance and output voltage of grown
ZnO nanowire samples as obtained from both VLS and aqueous solution growth methods.
(b) Measured relationship between the carrier concentration and output voltage of grown
ZnO nanowire samples as obtained from both VLS and aqueous solution growth methods.
From [112].
i ternally, resulting in low output voltages. As was discussed previously, at high carrier
concentrations (low resistance values) piezoelectric charges are screened, leading to low
output oltages as well.
It was thus experimentally confirmed that both carrier concentration and resistance needed
to be op imized f r m ximum output voltage generation of ZnO nanogenerators.
7.1.3 Nanogenerators fabricated on rigid and flexible substrates
Contact resistance can drastically influence the magnitude of the generated output voltage
of a nanogenerator. At nanoscale contact areas become so small that conventional equations
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for resistance calculations do not hold true.
In order to try to minimize contact resistance a different nanogenerator structure was
proposed [114]. The structure was implemented on both rigid and flexible substrates.
The basic nanogenerator structure that was previously used is shown in Figure 7.11. A
gold electrode rests on the tips of the longest nanowires to form Schottky contacts and with
downward pressure the nanowires will bend. Those wires in contact with the gold will thus
generate a voltage.
Author's personal copy
wires will be in contact with the electrode. The small contact area
causes the contact resistance equations of Holm to break down
[15,16]. Ideally, when two different materials are in contact the
contact resistance is described by the Holm resistance:
RH ¼ q1 þ q24a ð1Þ
where q1 and q2 is the resistivity of material 1 and 2 respectively,
and a is the contact radius. This equation is valid when the contact
area is large. When the contact area becomes smaller, the Holm
resistance does not give an accurate description of the contact resis-
tance. Instead, the Sharvin resistance is used:
RS ¼ qFNpe2a2 ð2Þ
where qF is the Fermi momentum of electrons, N is the electron
density and e is the electron charge [15,16].
A combination of above two equations give:
R ¼ 4ðq1 þ q2Þk
9pa2 þ
q1 þ q2
2ap2 arctan
pa
k
! "
ð3Þ
where qi is the resistivity of material i; a is the contact area and k is
the mean free path. The equation can be used to calculate the con-
tact resistance independent of the contact size [16]. The contact
resistance decreases as the contact size is increased, as expected.
A contact size of 25 nm2 the contact resistance will be more than
1 MX.
Fig. 2 shows a graphical representation of an improved contact
between the nanowires and Au electrode. In this case the nanowire
tips are covered by the Au electrode to a depth of a few nanome-
ters. This means that the contact area is a lot larger compared to
the first case, which in turn means that the contact resistance will
be a lot less. Using Eq. (3), and assuming a contact area of 100 nm2,
the contact resistance will be less than 100 kX. The resistance is
thus more than 10% smaller, which will lead to considerably less
losses internally, over the contact resistance.
3. Experimental
The nanogenerator is manufactured on either silicon (Si) (100)
substrates or Kapton HN polyimide film. Si (100) is a hard, non-
flexible material, where the Kapton film is a soft flexible material.
The manufacture of the nanogenerator on these two different sub-
strates shows that it can easily be adapted to work on many
materials.
In both cases the ZnO nanowires are grown from a solution on
top of the coated film. The solution consists of an equimolar aque-
ous solution (30 mM) of ZnðNO3Þ26H2O and hexamethylenetetra-
mine (HMTA) [17,18]. The film is placed upside down on top of
the solution. Due to the surface tension the film floats on top of
the solution. The solution is sealed and placed inside an oven at
85 !C for 8 h. The exact growth mechanism can be found at
[17,18]. After the growth the film is rinsed in deionised water
and dried with nitrogen gas.
The Si substrate used is 10 mm by 10 mm in size. A thin layer of
ZnO is sputtered on the substrate by ICM sputtering. The sputter-
ing is done in an oxygen atmosphere at 125 W for 3 min, resulting
in a 20 nm layer of ZnO deposited on the Si substrate. A small sec-
tion of the substrate is covered with photoresist after deposition
and no growth will take place on this region. The substrate is next
placed on top of the solution and growth takes place as described
above. After the nanowire growth one coating of Poly (methyl
methacrylate) (PMMA) is applied to the substrate. The coating is
done via a spin coater at 6000 rpm for 10 s and then placed on a
hotplate at 115 !C for 1 min. The photoresist is carefully removed
to leave an exposed ZnO area. A separate Si substrate is used for
the manufacturing of the Au electrode. A 10 mm by 10 mm sub-
strate is again used and Au is deposited on the substrate with DC
sputtering. The sputtering is performed in an argon atmosphere
at 1.5 kV and 25 mA for 5 min resulting in a 50–60 nm Au layer. Sil-
ver paste is then used to add a conducting wire to the nanowire
substrate, at the exposed ZnO area and a separate wire to the Au
electrode. The electrode is then placed on top of the ZnO nano-
wires, completing the manufacturing of the solid substrate
nanogenerator.
The Kapton film substrate is 20 mm by 15 mm in size. The first
step in the manufacturing is the deposition of a thin Au layer on
the film. The sputtering is done with DC sputtering with the same
parameters as above, but only for 2 min, resulting in a 20 nm layer.
Next, the ZnO layer is sputtered using the same method as for the
solid nanogenerator. The substrate is then placed in the solution
for nanowire growth. Again a small area in covered with photore-
sist, and this is done before the deposition of the ZnO layer. After
growth PMMA is spin onto the substrate. Five to six spin coatings
are done, in contrast to the one run for the solid substrate case.
The PMMA now fills the substrate exposing only the nanowire tips.
The tips are then covered by sputtering an Au layer on top of the
PMMA. The photoresist is again carefully removed leaving the bot-
tom Au layer exposed. Conducting wires are added to the bottom
and top Au electrode using silver paste.
A Phenom Fei table top SEM is used to examine the growth after
each step of the manufacturing process. The output voltage of the
nanogenerator is then measured and displayed on a computer
using an A/D converter. The measurement setup can be found at
[19]. Current is measured with an HP4140B pico-ampere meter
with a 10 kX load connected.
4. Results and discussion
Fig. 3 shows SEM images of the nanowires grown on the flexible
film. The image in Fig. 3(a) was taken at 6900% magnification and
from this image the growth density can be seen. Fig. 3(b), shows a
Fig. 1. Graphical representation of a nanogenerator manufactured on Si (100)
substrate. At rest, the ZnO nanowires and Au electrode is in contact only with the
longest nanowires and only making contact with the top part of these nanowires
and not bending them.
Fig. 2. Graphical representation of a nanogenerator manufactured on Kapton film
substrate. The ZnO nanowires are always in contact with the Au electrode, as the Au
electrode covers the nanowire tips to a depth of a few nanometers.
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Figure 7.11: Graphic l representation of a nanogenerator manufactured on a silicon sub-
strate. From [114].
Due to the very smal contact area of the tips of the nanowires in ontact with the gold,
the contact resistance equations of Holm [115] are not valid anymore. Ideally, when two
materials are in contact, the contact resistance is described by the Holm resistance
RH =
ρ1 + ρ2
4a
, (7.1.3)
where ρ1 and ρ2 are the resistivities of material 1 a d 2, respectively, and a is the contact
radius. For small values of contact area the Holm resistance becomes inaccurate and the
Sharvin resistance [115], given by
RS =
ρF
Npiq2a2
, (7.1.4)
where ρF is the Fermi momentum of electrons, N the electron density and q electron charge.
The two equations (7.1.3) and (7.1.4) can be combined to give
R =
4(ρ1 + ρ2)λ
9pia2
+
ρ1 + ρ2
2api2
arctan
(pia
λ
)
, (7.1.5)
where λ is the mean free path of the charge carriers. This expression can be used to calculate
the contact resistance for all values of contact area, a [115].
The contact area of the nanogenerator configuration shown in Figure 7.11 is inherently
small, which results in a large contact resistance and thus a low output voltage.
A configuration with an improved contact between t e nanowires and the gold elec-
trode is shown in Figure 7.12. In this configuration the space between the nanowires were
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filled with Poly(methyl methacrylate) (PMMA), with only the tips of the nanowires stick-
ing out. Gold was then deposited over the nanowire tips, thus making contact with all the
nanowires. This ensured a marked increase in contact area, when compared with the pre-
vious configuration, and thus an expected increase in the generated output voltage. For the
bottom electrode a flexible Kapton film was used.
Author's personal copy
wires will be in contact with the electrode. The small contact area
causes the contact resistance equations of Holm to break down
[15,16]. Ideally, when two different materials are in contact the
contact resistance is described by the Holm resistance:
RH ¼ q1 þ q24a ð1Þ
where q1 and q2 is the resistivity of material 1 and 2 respectively,
and a is the contact radius. This equation is valid when the contact
area is large. When the contact area becomes smaller, the Holm
resistance does not give an accurate description of the contact resis-
tance. Instead, the Sharvin resistance is used:
RS ¼ qFNpe2a2 ð2Þ
where qF is the Fermi momentum of electrons, N is the electron
density and e is the electron charge [15,16].
A combination of above two equations give:
R ¼ 4ðq1 þ q2Þk
9pa2 þ
q1 þ q2
2ap2 arctan
pa
k
! "
ð3Þ
where qi is the resistivity of material i; a is the contact area and k is
the mean free path. The equation can be used to calculate the con-
tact resistance independent of the contact size [16]. The contact
resistance decreases as the contact size is increased, as expected.
A contact size of 25 nm2 the contact resistance will be more than
1 MX.
Fig. 2 shows a graphical representation of an improved contact
between the nanowires and Au electrode. In this case the nanowire
tips are covered by the Au electrode to a depth of a few nanome-
ters. This means that the contact area is a lot larger compared to
the first case, which in turn means that the contact resistance will
be a lot less. Using Eq. (3), and assuming a contact area of 100 nm2,
the contact resistance will be less than 100 kX. The resistance is
thus more than 10% smaller, which will lead to considerably less
losses internally, ver the contact resistance.
3. Experimental
The nanogenerator is manufactured on either silicon (Si) (100)
substrates or Kapton HN polyimide film. Si (100) is a hard, non-
flexible material, where the Kapton film is a soft flexible material.
The manufacture of the nanogenerator on these two different sub-
strates shows that it can easily be adapted to work on many
materials.
In both cases the ZnO nanowires are grown from a solution on
top of the coated film. The solution consists of an equimolar aque-
ous solution (30 mM) of ZnðNO3Þ26H2O and hexamethylenetetra-
mine (HMTA) [17,18]. The film is placed upside down on top of
the solution. Due to the surface tension the film floats on top of
the solution. The solution is sealed and placed inside an oven at
85 !C for 8 h. The exact growth mechanism can be found at
[17,18]. After the growth the film is rinsed in deionised water
and dried with nitrogen gas.
The Si substrate used is 10 mm by 10 mm in size. A thin layer of
ZnO is sputtered on the substrate by ICM sputtering. The sputter-
ing is done in an oxygen atmosphere at 125 W for 3 min, resulting
in a 20 nm layer of ZnO deposited on the Si substrate. A small sec-
tion of the substrate is covered with photoresist after deposition
and no growth will take place on this region. The substrate is next
placed on top of the solution and growth takes place as described
above. After the nanowire growth one coating of Poly (methyl
methacrylate) (PMMA) is applied to the substrate. The coating is
done via a spin coater at 6000 rpm for 10 s and then placed on a
hotplate at 115 !C for 1 min. The photoresist is carefully removed
to leave an exposed ZnO area. A separate Si substrate is used for
the manufacturing of the Au electrode. A 10 mm by 10 mm sub-
strate is again used and Au is deposited on the substrate with DC
sputtering. The sputtering is performed in an argon atmosphere
at 1.5 kV and 25 mA for 5 min resulting in a 50–60 nm Au layer. Sil-
ver paste is then used to add a conducting wire to the nanowire
substrate, at the exposed ZnO area and a separate wire to the Au
electrode. The electrode is then placed on top of the ZnO nano-
wires, completing the manufacturing of the solid substrate
nanogenerator.
The Kapton film substrate is 20 mm by 15 mm in size. The first
step in the manufacturing is the deposition of a thin Au layer on
the film. The sputtering is done with DC sputtering with the same
parameters as above, but only for 2 min, resulting in a 20 nm layer.
Next, the ZnO layer is sputtered using the same method as for the
solid nanogenerator. The substrate is then placed in the solution
for nanowire growth. Again a small area in covered with photore-
sist, and this is done before the deposition of the ZnO layer. After
growth PMMA is spin onto the substrate. Five to six spin coatings
are done, in contrast to the one run for the solid substrate case.
The PMMA now fills the substrate exposing only the nanowire tips.
The tips are then covered by sputtering an Au layer on top of the
PMMA. The photoresist is again carefully removed leaving the bot-
tom Au layer exposed. Conducting wires are added to the bottom
and top Au electrode using silver paste.
A Phenom Fei table top SEM is used to examine the growth after
each step of the manufacturing process. The output voltage of the
nanogenerator is then measured and displayed on a computer
using an A/D converter. The measurement setup can be found at
[19]. Current is measured with an HP4140B pico-ampere meter
with a 10 kX load connected.
4. Results and discussion
Fig. 3 shows SEM images of the nanowires grown on the flexible
film. The image in Fig. 3(a) was taken at 6900% magnification and
from this image the growth density can be seen. Fig. 3(b), shows a
Fig. 1. Graphical representation of a nanogenerator manufactured on Si (100)
substrate. At rest, the ZnO nanowires and Au electrode is in contact only with the
longest nanowires and only making contact with the top part of these nanowires
and not bending them.
Fig. 2. Graphical representation of a nanogenerator manufactured on Kapton film
substrate. The ZnO nanowires are always in contact with the Au electrode, as the Au
electrode covers the nanowire tips to a depth of a few nanometers.
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Figure 7.12: Graphic l represe tation of n noge erator manufactured on a flexible Kapton
film. From [114].
To test the performance of the optimized nanogenerators, samples were prepared on
rigid and flexible substrates [114]. For the nanogenerator on a rigid silicon substrate, the
configuration shown in Figure 7.11 was used, but with PMMA between the nanowires. A
separate gold coated silicon electrode was manufactured, which was placed on top of the
nanowires tips, with the gold side resting on the nanowire tips. An output voltage was
generated by moving the top electrode over the nanowires tips.
The structure of the nanogenerator on the flexible Kapton film was identical to the con-
figuration shown in Figure 7.12. In this case an output voltage was generated by bending
the flexible structure to and fro.
The aqueous solution nanowire growth method was used for both substrates, because it
is a low temperature method and Kapton has a relatively low melting point.
The measured output voltage of the rigid silicon nanogenerator is shown in Figure 7.13
for two different magnitude forces. The gold electrode was moved backwards and forwards
on top of the nanowires, twice a second, to generate the voltage output. A voltage peak
was observed for every movement, thus generating four pulses every second. As expected,
larger applied force generated higher output pulses. Also evident was that the pulses were
all rectified by the Schottky contact. The average generated voltage for the higher applied
forces was about 200 mV, with some peaks over 400 mV. For the smaller forces the average
generated voltage was around 150 mV with a few peaks at 300 mV. These results compared
very favorably with reported results of 243 mV that were obtained with the same technique
[116].
The measured output voltage of the flexible Kapton film nanogenerator is shown in Fi-
gure 7.14, for different bending frequencies. In Figure 7.14(a) the flexible film nanogenerator
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(a) (b)
Figure 7.13: Measured output voltage of the rigid nanogenerator when the gold electrode
is moved backwards and forwards, at 2 cycles per second, on top of the nanowires. (a)
Generated output voltage when a standard force is applied. (b) Generated output voltage
when double the standard force is applied. From [114].
was bent over 90◦ at a rate of 2 cycles per second, and in Figure 7.14(b) the film was bent to
a maximum of 90◦ at 1 cycle per second, and then at 1 cycle every 3 seconds.
(a) (b)
Figure 7.14: Measured output voltage of the flexible Kapton film nanogenerator when (a)
the film is bent over 90◦ at a rate of 2 cycles per second, and (b) when the film is bent to a
maximum angle of 90◦ at 1 cycle per second, and then at 1 cycle every 3 seconds. From [114].
The first interesting observation was that the bending and releasing action generated
voltage pulses with different polarities, as can be clearly observed in the magnified inset
in Figure 7.14(b). This can be ascribed to the fact that gold layers were deposited on both
electrodes, thus forming rectifying Schottky contacts at both electrodes. As expected, the
flexible film nanogenerator was superior and generated much higher voltage peaks than
the rigid nanogenerator. The observed average output voltage in Figure 7.14(a), where a
larger bending angle was used, was over 2 V, with some peaks as high as 4 V. From Figure
7.14(b), where a smaller bending angle was used, the average voltage was about 1 V, with
some peaks at 1.8 V.
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The performance of the flexible Kapton film nanogenerator illustrated clearly that a big-
ger force would always result in higher output voltages, and that the smaller contact resis-
tance of the configuration shown in Figure 7.12 would also result in higher output voltages.
7.1.4 Optimization of flexible film nanogenerators
In order to maximize the generated output voltage of the flexible film nanogenerator, the
influence of different fabrication parameters were investigated [117].
The standard fabrication process, as was used to fabricate the flexible Kapton film nano-
generator shown in Figure 7.12, was used to manufacture the non-optimized nanogenerator.
A schematic of the basic structure, with an inset showing the actual finished device, is shown
in Figure 7.15. The measured voltage peaks of the non-optimized nanogenerator were very
small, with an average of about 200 mV, and the highest peaks almost reaching 400 mV.IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 6, NOVEMBER 2013 1013
Fig. 1. Graphical representation of the nanogenerator. The inset is a picture
of the actual finished device.
Fig. 2. SEM pictures of (a) the grown ZnO nanowires and (b) the ZnO
nanowires filled with PMMA and milled to reveal clean nanowire tips.
tips are exposed. In certain areas, the nanowires are shorter and
all the PMMA has not been milled away. These areas appear to
be darker in the figure.
The output voltage of the manufactured nanogenerator is then
measured. The nanogenerator is connected to an A/D converter
and is then bent to generate an output voltage pulse. No external
voltage is applied to the nanogenerator at any time during the
measurement.
When the substrate is bent, the top and bottom gold elec-
trodes bend. This causes the nanowires to also bend along with
Fig. 3. The measured output voltage of a nanogenerator with no optimization
techniques applied.
the PMMA. The nanowires are deformed, which disturbs the
neutrality of the crystal structure. An electrical current is gener-
ated in order to restore the neutrality of the crystal structure, and
hence an output voltage is observed. When the nanowire is bend,
a reverse-biased Schottky contact is formed between the tensile
side of the ZnO nanowire and the gold electrode, and virtually no
current can flow across this interface. A forward-biased Schottky
contact is also formed between the compressed side of the ZnO
nanowire and the gold electrode, which permits electrons to
flow. When enough electrons flow, the potential will be large
enough to overcome the threshold energy at the forward-biased
Schottky contact [15]. The observed output voltage signal is due
to the difference of Fermi levels between the two gold layers. As
electrons flow across the Schottky contact to the top electrode,
the local Fermi surface is raised and an output voltage is ob-
served [15], [16]. In order to further increase the output voltage,
the difference in Fermi levels of the two electrodes must be en-
larged. This is done by permitting more electrons to flow from
the ZnO nanowire to the top electrode, raising the Fermi level,
and thus increasing the difference between the Fermi energies
of the two electrodes.
The measured output voltage of the manufactured nanogen-
erator is shown in Fig. 3. When the substrate is bent, the volt-
age pulse increases and reaches a maximum, and as the nano-
generator is released to return to normal, the pulse magnitude
decreases, reaching a minimum before returning to zero. The
voltage peaks are very small, at an average of about 200 mV,
with the highest peaks almost reaching 400 mV. The output from
the nonoptimized nanogenerator is thus too small to use in most
applications. The voltage must be increased to a couple of volts
in order to be useful in everyday applications.
The working mechanism of the nanogenerator is derived from
work done by Wang et al. When a strain is applied to the sub-
strate, it causes the nanowires to bend, leading to a drop in the
piezoelectric potential along the wire and forcing the electrons
to flow through the external circuit. When the substrate is re-
leased, electrons will flow back in the opposite direction. When
the nanowire is subjected to a tensile strain, a piezoelectric field
Figure 7.15: Schematic presentation of the flexible Kapton film nanogenerator. The inset is
a picture of the actual finished device. From [117].
As a first optimization step the grown ZnO nanowires were annealed at 350◦ C for 30
minutes in different gas environments. The measured output voltages for the different gas
environments are shown in Table 7.3.
Table 7.3: Measured output voltages of nanogenerators for different gas e vironments
Gas used Voltage (mV)
None (non-optimized device) 400
Air 1200
Nitrogen 500
Oxygen 600
Argon 400
From the measured results it was clear that an annealing step in air had a marked effect
on the output voltage, increasing the 400 mV output of the non-optimized nanogenerator to
1.2 V.
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As a second investigation, various materials were added to the PMMA before it was
spun onto the substrate to fill the space between the nanowires. The materials were gold
nanoparticles (10 nm in diameter), single-walled carbon nanotubes (SWCNTs), multi-walled
carbon nanotubes (MWCNTs), graphene (12 nm flakes) and ZnO nanowires. The measured
output voltages of the nanogenerators, for the different materials that were added to the
PMMA, are shown in Table 7.4.
Table 7.4: Measured output voltages of nanogenerators for various materials that were
added to the PMMA
Material Voltage (mV)
Gold nanoparticles 800
SWCNTs 1000
MWCNTs 600
Graphene 800
ZnO nanowires 1200
All the additions to the PMMA had a beneficial effect on the measured output voltages
of the nanogenerators, with ZnO nanowires performing the best, with a threefold increase
in output voltage, when compared to the non-optimized nanogenerator.
Finally, a combination of the optimization steps were used to fabricate a nanogenerator.
The grown nanowires were annealed in air at 350◦ C for 30 minutes. As both ZnO nanowires
and SWCNTs individually had a marked influence on the output voltage, a combination of
the two materials was added to the PMMA and then spun onto the substrate. The measured
output voltage of the optimized nanogenerator is shown in Figure 7.16.
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Fig. 10. The measured output voltage of a nanogenerator with the nanowires
oxygen plasma treated, then annealed at 350 ◦C for 30 min, and finally filled
with PMMA with a combination of ZnO and SWCNTs.
Fig. 10. The measured output voltage exhibited peaks as high
as 5 V, with an average voltage of about 2 V. The peak output
current was measured as 45.9 nA/cm2 , which gives the nano-
generator a peak output power capability of 0.23 µW/cm2 .
VIII. CONCLUSION
ZnO nanowires were used to manufacture a nanogenerator.
The nanowires were annealed in different gases after growth,
showing a marked effect on the generated output voltage of the
nanogenerator. The different gasses had different effects on the
two vacancies that are present in the ZnO nanowire crystal af-
ter growth, leading to different values for the output voltage.
Annealing the nanowires in air resulted in the highest output
voltage of all the gases used. A second technique involved a
combination of different materials in the PMMA that is spun
onto the substrate. The different materials had different effects
on the nanogenerator structure and hence on the generated out-
put voltage of the nanogenerator. The addition of SWCNTs and
ZnO nanowires to the PMMA resulted in the biggest increase
in the output voltage. Finally, it was shown that a combination
of the optimization techniques can be used to increase the out-
put of the nanogenerator to a peak of 5 V, a tenfold increase
in output voltage, when compared to the original nonoptimized
nanogenerator. One area where further optimization is required
is in the output current. The output current needs to be in-
creased further before the nanogenerator will be of practical
use.
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Figure 7.16: Measured output voltage of the optimized nanogenerator. From [117].
The measured output voltage showed peaks as high as 5 V, with an average voltage of
about 2 V. This was a tenfold increase in output voltage, when compared to the original
non-optimized nanogenerator.
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7.1.5 Energy harvesting circuits for ZnO nanogenerators
For nanogenerators to be useful, the generated energy needs to be stored. To explore the
energy storage problem, three different energy harvesting circuits were investigated [118].
A nanogenerator was fabricated on a flexible Kapton film. The grown nanowires were
annealed in air at 350◦ C for 1 hour, but no additional materials were added to the PMMA
before it was spun onto the substrate. This nanogenerator was used for the practical tests,
and was able to supply a maximum of 5 V at a load current of 1.25 µA.
A full-bridge rectifier, a synchronized switch harvesting on inductor (SSHI) circuit and
the LTC3588 integrated circuit chip were tested as energy harvesting circuits. The nanoge-
nerator was connected to the energy harvesting circuit and then bent by placing it between
two fingers and then bending it to 90◦ and then back to flat. The bending rate was from flat
to 90◦ and then back to flat in 1 second.
The full-bridge rectifier was implemented with four MBR0520L Schottky diodes to mi-
nimize the forward voltage drop over the diodes. A 10 mF supercapacitor was connected
across the output and the nanogenerator was then bent for 5 minutes to charge the super-
capacitor. A load resistor was then connected and the output voltage was measured. The
measured output voltage is shown Figure 7.17. The output voltage remained constant at
5.75 V for 10 seconds, after which it decayed to zero. For the chosen load, the maximum
output current achieved at that voltage was 20 µA, giving a load power of 115 µW.
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Figure 5. Measured output voltage of the rectified voltage of the
nanogenerator connected to the full-bridge rectifier. The
nanogenerator was bent for 5 min before connecting the
measurement probe.
of the circuit was calculated by looking at the input and output
power. The nanogenerator delivered 27 µW of power and the
load consumed only 7 µW, giving an efficiency of just above
25%.
Figure 5 shows a practical measurement of the output
voltage of the full-bridge rectifier with a nanogenerator
connected to its input. The output capacitor was a 10 mF,
16 V supercapacitor. The capacitor was charged for 5 min
by bending the nanogenerator. The load was then connected.
The output voltage remained constant for 10 s, at 5.75 V. The
maximum output current achieved at this voltage was 20 µA,
giving a load power of 0.115 mW.
The problem with the full-bridge rectifier is that all the
charge that is generated by the nanogenerator is not stored in
the capacitor. Furthermore, the nanogenerator had to be bent
for 5 min before a useful voltage was generated. A circuit that
can charge the output capacitor all the time will solve this
problem.
The SSHI circuit is designed to improve the charge
storing capabilities of the output circuit. Guyomar et al
showed that the SSHI circuit can achieve an efficiency that
is 900% better than that of the full-bridge rectifier [10, 11].
The problem is that the SSHI circuit is used in bulk
piezoelectric devices and no tests have been performed with
nanogenerators.
Figure 6 shows the circuit diagram of the SSHI circuit.
The circuit is designed to switch on maximum and minimum
peaks. This is achieved by using an electronic breaker,
consisting of an envelope detector, a comparator and a
switch [25]. The positive cycle is considered first. When a
maximum input is reached, the envelope detector (R1, D1 and
C1) detects this maximum. T1 acts as the comparator and
T3 is the switch. The same applies for the negative cycle,
with R2, D2 and C2 acting as the envelope detector, T2 as
the comparator and T4 the switch. Before the maximum is
detected the current only flows through the two envelope
detectors, as all the transistors are switched off. When the
input reaches a maximum and starts to drop, T1 turns on. The
capacitor C1 discharges through T1, D3, T3, Crect, D8 and
Li. Switching on the negative peak follows the identical path
for the negative cycle. A more complete description of the
operation of the SSHI circuit can be found in [10, 11, 25].
The switching at maximum and minimum peaks leads to an
inversion of the piezoelectric voltage, which means that the
capacitor can charge during the entire cycle [10, 11, 26].
The circuit is simulated with a 60 µA input current,
with an optimal load of 347 k and an output capacitor of
10 µF. The higher current is used because no output voltage
is observed when 12 µA input current is used, making a
direct comparison with the full-bridge rectifier difficult. The
voltage waveform is shown in figure 7. The output voltage
is stable, with little ripple, and at a steady-state voltage
of 2.4 V. This is the same output voltage that is achieved
with the full-bridge rectifier, but the input current is 5 times
higher (60 µA compared to 12 µA). This is argued to be
due to the additional components in the circuit. During each
cycle the full-bridge rectifier consists of two diodes, the load
capacitor and a resistor. In contrast, the SSHI circuit consists
of two resistors, four diodes, two transistors and the load
capacitor and resistor. A higher current is required to drive
these additional components. The minimum input required to
ensure an output voltage of at least 1 V is 25 µA, almost 10
times larger than that for the full-bridge rectifier. The power
efficiency is 11%, with an input power at 200 µW and an
output power at 22 µW.
Figure 6. Schematic of the SSHI circuit. The circuit consists of an electronic breaker that switches at maximum and minimum peaks.
4
Figure 7.17: Measured output voltage of the full-bridge rectifier circuit. From [118].
Due to the fact that the full-bridge rectifying circuit is inherently lossy, an SSHI circuit
implementation was tested, as it was claimed that it had up to a 900% better efficiency than
that of a full-bridge rectifying circuit [119]. An SSHI circuit is designed to switch on maxi-
mum and minimum peaks, which is achieved by using an electronic breaker, consisting of
an envelope detector, a comparator and a switch. The measured output generated by the
SSHI circuit was rectified indeed, but so low that it had no practical use. The reason for that
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was that the input current required to drive the circuit was about 60 µA, about five times
more than what the nanogenerator could supply.
The last circuit that was investigated was the LTC3588 integrated circuit chip from Linear
Technologies. The circuit was specifically designed as a piezoelectric energy harvesting power
supply and thus required a very low input current from the nanogenerator. The measured
output voltage of the LTC3588 circuit, with the supercapacitor as load, is shown in Figure
7.18. After 10 minutes of bending, the output voltage achieved was 1.8 V. With a 10 kΩ load,
the output voltage stayed constant for 20 seconds before the output decayed to zero. The
output current at 1.8 V was 0.17 mA, giving an output power of 306 µW, more than double
the value that was achieved with the full-bridge rectifier.
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Figure 7. Simulated output voltage of the SSHI circuit. The input
current is set at 60 µA input current, with an optimal load of
347 k and an output capacitor of 10 µF.
Figure 8. Measured output voltage of the SSHI circuit with a
nanogenerator connected to its input. Although the output is
rectified, the magnitude is too small to be of practical use. The small
output is due to the low current that is generated by the
nanogenerator.
Figure 8 shows the measured output voltage of the SSHI
circuit, with a nanogenerator connected to its input. The
measured output voltage is just above 200 mV, too low to be of
practical use. Various output capacitors were tried and tested,
but none achieved a higher output voltage. The reason for the
low output voltage is due to the small magnitude current that
is generated by the nanogenerator. The current generated is
too low to power all the components of the SSHI circuit.
The last circuit investigated is the LTC3588 IC from
Linear Technologies. No simulations were performed on the
circuit.
The LTC3588 has an internal full-wave bridge rectifier
that rectifies the piezoelectric input at PZ1 and PZ2. The
rectified output is then stored in a capacitor at the VIN pin
and is used as an energy reservoir for the buck converter.
The full-wave bridge rectifier has a total voltage drop of
about 400 mV at 10 µA, lower than the diodes used for
either the full-bridge rectifier or voltage doubler. The buck
converter is a special type of DC–DC converter and is used to
reduce (or increase) the DC voltage with high efficiency (up to
95%). When the voltage on VIN rises above the undervoltage
lockout (UVLO), the buck converter is enabled and charge is
transferred from the input capacitor to the output capacitor.
Figure 9. Measured output voltage of the LTC3588 circuit with the
supercapacitor connected as the output capacitor. The voltage is
achieved after 10 min of bending and it remains constant for 20 s.
Table 1. Select bits for the output voltage of the LTC3588 [14].
D1 D2 Output voltage (V)
0 0 1.8
0 1 2.5
1 0 3.3
1 1 3.6
When the input capacitor is below a set voltage, the buck
converter in turned off and the input capacitor is charged to
the UVLO. Two internal rails are generated from VIN: CAP
and VIN2. These internal rails are used to drive the PMOS and
NMOS transistors of the buck converter. VIN2 also acts as the
logic high for the circuit.
The buck converter charges the output capacitor through
an inductor to achieve higher efficiency. The output voltage of
the LTC3588 chip can be chosen by selecting bits D0 and D1
according to table 1.
Figure 9 shows the measured output voltage of the
LTC3588 circuit with the supercapacitor. The nanogenerator
is now bent for almost 10 min to achieve the 1.8 V output.
The graph shows only 8 s of the constant 1.8 V supply, but
with the supercapacitor and a 10 k load, the voltage is kept
constant close to 20 s (only 8 s is shown in the graph). The
output current at 1.8 V is 0.17 mA, giving an output power
of 0.306 mW, more than double the value that was achieved
with the full-bridge rectifier. The LTC3588 circuit was also
successfully used to power an LED for over 2 s after 10 min
of bending.
The piezoelectric devices can be connected in series or
parallel to ensure higher voltages (series) or current (parallel).
This will shorten the charge time of the capacitors and lead to
improved device functionality [27].
4. Conclusion
Three different energy harvesting circuits were investigated,
a full-bridge rectifier, SSHI and the LTC3588 IC. The
5
Figure 7.18: Measured output voltage of the LTC3588 circuit with the supercapacitor con-
nected at the output. From [118].
7.2 A ZnO nanowire gas sensor with UV light to enhance
sensitivity
A gas sensor was manufactured by growing ZnO nanowires on a patterned substrate. The
sensor was placed inside a testing chamber to investigate the response when different gases
were introduced into the chamber. A commercial laser pointer was used to modify the
sensitivity of the sensor to differentiate between different gasses [120].
ZnO nanowires were grown on a substrate with copper tracks, as shown in Figure 7.19,
using the aqueous solution m thod, as w s described previously. The nanowire growth was
then removed in two areas to solder cond cting wires to the substrate.
The substrate was then placed in an aluminum testing chamber, as is shown in Figure
7.20. The chamber consisted of a single gas inlet and outlet, a glass window at the top
to attach the laser pointer, and insulated connectors for connecting the sensor inside the
chamber to the external tes equipment.
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Introducation
One dimensional nanostructures, like nanowires or 
nanotubes, are increasingly being used for different 
sensing applications. This is due to the high surface to 
volume ratio which aims to increase the sensitivity of  
these devices [1] [2] [3] [4]. The main problem is that 
most of  these sensors are used at temperatures above 
100C to increase sensitivity, which limits its application 
[5]. 
Recente advances has been made in the use of  UV-
light at room temperature to increase the sensitivity of  
metal-oxide sensors [6]. Different materials are used, 
with ZnO one of  the most studied materials. ZnO is 
widely used due to its wide band gap of  3.4 eV and 
ZnO nanowires can be grown at low temperatures, 
making it suitable for growth on various substrates[5]. 
ZnO also has high conduction electron mobility and 
good chemical and thermal stability [7].
In this work a gas sensor is manufactured by growing
ZnO nanowires on a patterned substrate. The sensor 
is placed inside a testing chamber to inverstigate the 
response when different gases are introduced to the 
chamber. A commercial laser pointer is used to in-
crease the sensitivity of  the sensor to better differenti-
ate between different gasses.
Experimental Section
The ZnO nanowires are grown on a substrate - with 
copper tracks - as illustrated in Figure 1. The substrate 
is cleaned and RF-sputtering is then used to deposit 
a 40 nm to 50 nm layer of  ZnO onto the entire sub-
strate. An aqueous solution of  30 mM zinc nitrate hex-
ahydrate (Zn(NO3)2 6H2O) and 30 mM hexameth-
ylenetetramine (HMTA) is prepared. The substrate is
Figure1: Graphical representation of  the patterned substrate used 
for nanowire growth with copper used for the pattern.
 placed, coated side downward, on top of  the solution. 
The solution is then placed in an oven at 85C for ZnO 
nanowire growth [8][9]. After 8 hours the substrate is 
removed, rinsed with DI-water and dried with nitro-
gen gas. Nanowire growth is removed in two areas to 
solder conducting wires to the substrate. The nanow-
ire growth is characterised by a Phenom Fei Desktop 
SEM [10].
The substrate is placed inside a small testing chamber
to see the effect different gasses have on the resistance 
of  the nanowires. Figure 2 shows the setup: a solid 
aluminium chamber, single gas inlet and outlet and a 
laser-pointer attached at the top. The substrate is con-
nected to a LabJack U6 [11] analog to digital converter 
to display the data on a computer screen. The laser is 
driven by connecting it to a Protek DDS function 
Figure2: Chamber used for testing the sensor. Gas inlet and outlet 
pipes are on the side with the laser fixed on the top.
Results and Discussion
Figure 3 shows the typical nanowire growth. Figure 
3(a) is a top view of  the nanowires showing the grow-
ing direction, density and the average diameter, meas-
ured to be 80 nm to 100 nm. Figure 3(b) is a cross-sec-
tional view of  the nanowires, also showing the growth 
is perpendicular to the substrate with an average length 
1μm to1.5μm.
The sensor has minimal to no response when gas is in-
troduced to the system. This is because the resistance 
is already so large that a small change is not noticeable. 
It is thus necessary to reduce the resistance in order to 
see when a small change occurs. The resistance is re-
duced when the sensor is exposed to light. The resist-
ance of  ZnO nanowires decrease by four to six orders 
of  magnitude when exposed to UV-light in the 380 
nm wavelength range [13]. The ZnO nanowires have 
a strong UV emission peak - attributed to nearband-
edge emission - at 385 nm [14] [15] [16]. Therefore, a
commercial available laser pointer, at a wavelength of  
400 nm, was chosen as UV-source. Figure 4 shows a 
measurement of  the wavelength of  the laser pointer.
The photons of  the laser have energy at 3.1 eV, just 
Figure 7.19: Picture of the patterned substrate used for nanowire growth. From [120].
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ahydrate (Zn(NO3)2 6H2O) and 30 mM hexameth-
ylenetetramine (HMTA) is prepared. The substrate is
Figure1: Graphical representation of  the patterned substrate used 
for nanowire growth with copper used for the pattern.
 placed, coated side downward, on top of  the solution. 
The solution is then placed in an oven at 85C for ZnO 
nanowire growth [8][9]. After 8 hours the substrate is 
removed, rinsed with DI-water and dried with nitro-
gen gas. Nanowire growth is removed in two areas to 
solder conducti g wires to the subs rate. The nanow-
ire growth is characterised by a Phenom Fei Desktop 
SEM [10].
The substrate is placed inside a small testing chamber
to see the effect different gasses have on the resistance 
of  the nanowires. Figure 2 shows the setup: a solid 
aluminium chamber, single gas inlet and outlet and a 
laser-pointer attached at the top. The substrate is con-
nected to a LabJack U6 [11] analog to digital converter 
to display the data on a computer screen. The laser is 
driven by connecting it t a Protek DDS function 
Figure2: Chamber used for testing the sensor. Gas inlet and outlet 
pipes are on the side with the laser fixed on the top.
Results and Discussion
Figure 3 shows the typical nanowire growth. Figure 
3(a) is a top view of  the nanowires showing the grow-
ing direction, density and the average diameter, meas-
ured to be 80 nm to 100 nm. Figure 3(b) is a cross-sec-
tional view of  the nanowires, also showing the growth 
is perpendicular to the substrate with an average length 
1μm to1.5μm.
The sensor has minimal to no response when gas is in-
troduced to the system. This is because the resistance 
is already so large that a small change is not noticeable. 
It is thus necessary to reduce the resistance in order to 
see when a small change occurs. The resistance is re-
duced when the sensor is exposed to light. The resist-
ance of  ZnO nanowires decrease by four to six orders 
of  magnitude when exposed to UV-light in the 380 
nm wavelength range [13]. The ZnO nanowires have 
a strong UV emission peak - attributed to nearband-
edge emission - at 385 nm [14] [15] [16]. Therefore, a
commercial available laser pointer, at a wavelength of  
400 nm, was chosen as UV-source. Figure 4 shows a 
measurement of  the wavelength of  the laser pointer.
The photons of  the laser have energy at 3.1 eV, just 
Figure 7.20: Picture of the testing chamber used for testing the sensor. From [120].
The resistance of the sensor was measured over time when different gasses were intro-
duced into the testing chamber. The sensor showed a negligible response for all cases.
It is known that the resista ce of ZnO nanowires decreases by four to six orders of mag-
nitude when exposed to UV light in the 380 nm wavelength range [121]. Therefore a com-
mercially available laser pointer with a wavelength of 400 nm was chosen as UV light source
to shine into the testing chamber when filled with different gasses, to investigate whether
that would have an influence on the measured resistance of the sensor.
Different gasses were added to the system while the laser was being pulsed. The mea-
sured response of the sensor is shown in Figure 7.21 for argon, oxygen, nitrogen, carbon
dioxide, and also for no gas.
It was quite clear from the measurements that all four gasses showed different responses
and t at all responses differed from the no-gas case. The measurement response time was
slow and the measurements reached a steady state only after about 300 seconds.
The recovery time of the sensor, i.e. the time it took for the sensor to reach its maximum
value in ambient conditions again, was also measured. The recovery time was disappoin-
tingly slow, as it took about 4000 seconds for the sensor to recover to its initial resistance
condition.
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case by a far lower resistance compared to the oxygen 
case[22]. Next the sensor was tested for repeatability. 
The same tests were performed a couple of  days from 
each other. The obtained results were within the er-
ror margin (less than 5%), showing good, repeatable 
data from the sensor. Figure 7 shows the response of  
a second sensor that was manufactured using the same 
method. The response is again very similar to the first 
sensor meaning the measurements are repeatable and 
similar over different senors. 
The last test was to see the effect when a mixture of  
the gases was introduced to the system. Figure 8 shows 
the response when a 1 : 1 mixture of  carbon dioxide 
and argon is introduced to the system. During the first 
100 seconds the response is the same as the response 
to argon, due to the lack of  oxygen in the chamber. 
After the 100 seconds the response falls in the middle 
of  argon and carbon dioxide as the nanowires react 
the the oxygen, before the response starts to follow 
the carbon dioxide line. During the first part the ar-
gon dominates and there are little interactions between 
FIgure 5: Measured response of ZnO nanowire sensor when the UV-light is pulsed starting at different resistance values. It is clear that the biggest 
response is at the higher resistance and the response decreases as the resistance decreases.
FIgure 6: Measured response of the ZnO nanowire sensor when different gasses are added to the chamber while pulsing laser. It is clear that all 
the gases result in different response of the sensor.
FIgure 7: Measured response of another sensor when different gasses are added to the chamber while pulsing laser. The results are very similar to 
the ones obtained with the first sensor.
Figure 7.21: Measured response of the ZnO nanowire sensor when different gasses were
added to the chamber while pulsing the laser. From [120].
7.3 Biosensors
7.3.1 Piezoelectric biosensors
During my career at Stellenbosch University, I served on numerous university committees.
One of the committees is called Subcommittee B. The committee members are selected from
the science faculties and the function of the committee is to promote research by the alloca-
tion of funding for postdoctoral fellows and newly appointed academics, amongst others.
It was during a tea break at one of those meetings, about five years ago, that one of the
members of Subcommittee B from the Department of Microbiology, Prof Leon Dicks, told
me about their research on tuberculosis (TB). He mentioned that they encapsulated TB an-
tibodies in a capsule, tied a piece of string to it and let people swallow the capsule. After
a few hours the capsule would be retrieved through the mouth again. The capsule was
then sent to a laboratory to be tested. In an infected person TB pathogens would bind to
the antibodies, thus making a positive TB diagnosis possible. Leon jokingly asked whether
"you engineering guys could not come up with something that would enable us to remove
the string, detect infection remotely and let the capsule take its natural course"?. I told him
about Stanley van den Heever’s PhD research on nanogenerators [111] and speculated that,
if we could attach the antibodies to the nanogenerator, it would theoretically be possible that
the antigen/antibody binding process could generate a piezoelectric voltage detectable by
an antenna. Although we both agreed that it was possibly a silly idea, we decided that we
would explore the concept. Fortunately there was a Master’s student, Deon Neveling, avai-
lable to take up the challenge and that was the start of a very interesting multidisciplinary
research journey.
As a first step, the ZnO nanowire gr wt process was revisited [122]. In the study ZnO
nanowires were g own by the hydrothermal growth (aqueous soluti n) approach [109]. Si-
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licon substrates were coated with a gold layer and then a ZnO seed layer. Two seed layer
deposition techniques, sol-gel spin coating and RF cylindrical magnetron sputtering, were
compared to identify the most suitable technique. The effect of the gold layer beneath the
ZnO seed layer, with respect to the thickness and crystal orientation, on the morphology and
alignment of the grown ZnO nanowires was also studied. The ZnO seed layers were charac-
terized by AFM and ellipsometry, while the ZnO nanowires were characterized by scanning
electron microscopy (SEM), energy-dispersive X-ray spectroscopy (EDS), transmission elec-
tron microscopy (TEM) and X-ray diffraction (XRD).
AFM images of the surface topology of ZnO seed layers deposited by RF cylindrical
magnetron sputtering and the sol-gel spin coating technique, respectively, are shown in
Figure 7.22.
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 MSE is the mean square error, Ψexp, Δ exp are the meas-
ured values and Ψcal, Δcal are the calculated values. N refers 
to the number of wavelengths and M the number of parame-
ters (40). 
 The surface morphology, diameter and density of the 
synthesized ZnO nanowires were evaluated using a FEI 
Nova NanoSEM 230, equipped with a TLD detector (FEI, 
Oregon, USA). The purity and elemental composition of the 
ZnO nanowires were analysed by energy-dispersive X-ray 
spectroscopy (EDS), using a FEI Nova NanoSEM 230, 
equipped with an X/Max Oxford energy-dispersive X-ray 
(EDX) detector (Oxford Instruments, Oxfordshire, UK) with 
a detector area of 20 mm2. Energy dispersive spectroscopy 
(EDS) spectrums were analysed using INCA software (Inca 
Software, Berkshire, UK). 
 Transmission electron microscopy (TEM) micrographs 
were recorded with a FEI Tecnai G2 F20 TEM (FEI, Ore-
gon, USA), of which the LaB6 filament was set at an ac-
celerating voltage of 200 kV. Specific area electron dif-
fraction (SAED) patterns were selected and collected on a 
Philips Tecnai TF20 TEM (FEI, Oregon, USA), equipped 
with a field emission gun and operated at an accelerating 
voltage of 200 kV. High resolution transmission electron 
microscopy (HRTEM) images were used to study the 
crystal structure of the ZnO nanowires and indicate 
whether the axi l gro th is along the [0001] direction. 
The mean length and diameter of the ZnO nanowires  
were also determined using TEM microscopy. ZnO 
nanowires were scratched from the substrate surface, dis-
solved in absolute ethanol and ultrasonicated for 10 sec. A 
drop of the liquid was placed on a Cu grid that was cov-
ered with a carbon film. The samples were air dried be-
fore a alysis. 
 The ZnO nanowires, Au film layer crystal structures and 
phase compositions were determined by X-ray diffraction 
(XRD), using a B uker AXS D8 Advance X-ra  diffractome-
ter operated in locked coupled mode (Bruker AXS, Frankfurt, 
Germany). The instrument was equipped with a Vantec-1 po-
sition sensitive detector optimized for Cu-Kα radiation with 
λ= 1.5406 Å. The X-ray tube was set at 40 mA and 40 kV and 
the measurements were recorded at a scanning rate of 0.5 
sec/step with a step size of 0.014° in a 2θ range extending 
from 31.28° to 149.3°. 
3. RESULTS AND DISCUSSION 
3.1. Seed Layer Deposition 
 Surface topology images of the ZnO seed layers depos-
ited by the sol-gel spin coating and RF cylindrical magnetron 
sputtering techniques are shown in Fig. (1). ZnO seed layer 
films deposited by the RF cylindrical magnetron sputtering 
technique for 1 to 6 min (Fig. 1a-f) resulted in mean ZnO 
seed grain diameters of 25, 33, 49, 54, 62 and 72 nm, respec-
tively, and corresponding root-mean-square surface rough-
ness values of 14, 13, 13, 12, 11 and 9 nm. The ZnO seed 
layer films that were deposited by the sol-gel spin coating 
technique for 1 to 6 coats (Fig. 1g-l) resulted in mean ZnO 
seed grain diameters of 34, 58, 87, 96, 112 and 133 nm, re-
spectively, and corresponding root-mean-square roughness 
values of 24, 38, 54, 68, 84 and 98 nm. In both seed layer 
deposition techniques an increase in ZnO deposition resulted 
in an increase in the ZnO seed grain diameter, which corre-
sponded to previous reports [41]. With an increase in ZnO 
deposition, using the sol-gel spin coating technique, the sur-
face roughness increased. However, when RF cylindrical 
magnetron sputtering was used, a decrease in surface rough-
ness was observed. The ZnO seed layers deposited by the RF 
cylindrical magnetron sputtering technique for 1 to 6 min 
had a thickness of 14, 25, 39, 59, 78 and 92 nm, respectively. 
The sol gel spin technique with 1 to 6 coats produced ZnO 
layers with a thickness of 49, 98, 147, 194, 248 and 301 nm, 
respectively. 
 High magnification top SEM images of ZnO nanowires 
that were synthesized on ZnO seed layers of different thick-
ness, and deposited by both deposition techniques, showed 
an increase in the ZnO seed layer thickness had on the mean 
diameter of the synthesized nanowires (Fig. 2). With an in-
crease in ZnO seed layer thickness an increase in the mean 
diameter of the synth sized ZnO nanowires was observed. 
These results correspond to that previously reported by Xiao 
and Kuwabara [31]. All ZnO seed layers deposited by both 
deposition techniques resulted in hexagonal shaped ZnO 
nanowires (Fig. 2). 
 The mean diameter of the synthesized ZnO nanowires 
was calculated by determining the relative diameter abun-
dance of 500 ZnO nanowires. The mean diameter of ZnO 
nanowires that were synthesized on a seed layer deposited by 
the RF cylindrical magnetron sputtering technique for 1 to  
 
 
Fig. (1). AFM images of the surface topology of ZnO seed layer films deposited by the RF cylindrical magnetron sputtering technique for 1-
6 min deposition (a-f, respectively) and the sol-gel spin coating technique for 1-6 spin coats (g-l, respectively). 
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Figure 7.22: AFM images of the surface topology of ZnO seed layer films deposited by the
RF cylindrical magnetron sputtering technique for 1–6 min deposition (a-f, respectively) and
the sol-gel spin coating technique for 1-6 spin coats (g-l, respectively). From [122].
In general it was found that an increase in the ZnO seed layer thickness increased the
mean diameter of the synthesized ZnO nanowires. When the RF cylindrical magnetron
sputtering technique was used, an increase in the ZnO seed layer thickness led to better c-
axis alignment of the ZnO nanowires. For the sol-gel spin coating technique the opposite
was observed. The RF cylindrical magnetron sputtering technique also resulted in more
ZnO nanowires having the mean diameter value, something that was not true for the sol-
gel spin coating technique. These results confirmed the superiority of the RF cylindrical
magnetron sputtering technique for the deposition of ZnO seed layers.
The effect of the gold layer beneath the ZnO seed layer was studied by using a range of
techniques to look at the morphology and alignment of the synthesized ZnO nanowires. As
an example, high magnification top SEM images are shown in Figure 7.23 for gold layers
with different characteristics.
From the images it was clear that hexagonally shaped ZnO nanowires were synthesized
on both types of gold layers. However, thicker ZnO nanowires (mean diameter of 57 nm)
were produced on the polycrystalline gold layer than on the Au (111) layer (mean diameter
of 35 nm).
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[0001] direction. XRD patterns of the ZnO nanowires syn-
thesized on varying Au (111) film layer thicknesses are 
listed in Table 2. The XRD spectra of all ZnO nanowires 
were indexed to hexagonal ZnO, which correlates with SEM 
observations. X-ray diffraction spectra were normalized with 
respect to the 002 reflection. An increase in the Au (111) 
film layer thickness resulted in an increase in the intensity of 
other crystal planes other than the (002) plane, indicating a 
worsening in the c-axis alignment of the ZnO nanowires. 
The presence of strong 002 diffraction peaks for all ZnO 
nanowires confirmed that the synthesized ZnO nanowires 
were orientated perpendicular to the substrate surface. Based 
on data obtained from SEM, TEM and XRD the ZnO 
nanowires were vertically aligned and orientated along the 
[0001] direction. Increasing the Au (111) film layer thick-
ness resulted in a decrease in the mean ZnO nanowire diame-
ter and worsening of the c-axis alignment. 
 These results show that the presence of an Au film layer 
beneath the ZnO seed layer affects the morphology of the 
synthesized ZnO nanowires. Results recently reported 
showed that the growth of ZnO nanowires is effected by a 
metalunder layer [44]. Brown et al. [43] showed that the 
presence of an Au film layer leads to the decrease in the av-
erage nanowire diameter, which is due to a faster initial 
growth rate. It is speculated that the presence of a metal film 
layer inhibits nanowire growth by the presence of metal 
cations which causes fluctuations in the local pH and/or 
leading to defect formation in the crystal lattice [44, 45]. 
3.3. Au Film Layer Crystal Orientation 
 Gold deposited by the sputtering technique, using the 
Edwards S150B sputter coater, resulted in single crystalline 
Au (111) film layers, whereas Au deposited by the hydro-
thermal evaporation method resulted in polycrystalline Au 
films layers [(111) 77%, (200) 7%, (220) 8%, and (311) 8%], 
as determined by XRD. The hydrothermal evaporation 
method resulted in a polycrystalline film layer due to the 
aqueous based method of deposition which ultimately results 
in poor orientation. Top high magnification SEM images 
(Fig. 7 a-b) of ZnO nanowires synthesized on Au (111) and 
polycrystalline film layers indicated that hexagonal shaped 
ZnO nanowires were synthesized. The mean diameters for 
ZnO nanowires synthesized on polycrystalline Au and Au 
(111) film layers were 57 nm (σ= 6) and 35 nm (σ= 2), re-
spectively. Statistical analysis concluded that the ZnO 
nanowire diameters were normally distribution and differed 
significantly with respect to their average diameter and stan-
dard deviation. Polycrystalline Au resulted in an increase in 
the mean ZnO nanowire diameter, whereas single crystalline 
Au (111) resulted in a decrease in the mean diameter. The 
nanowire density was 120 and 79 per µm2 for Au (111) and 
polycrystalline Au film layers, respectively. A single crystal-
line film resulted in higher densities of ZnO nanowires due 
to smaller diameters as compared to a polycrystalline film 
layer. Energy dispersive spectroscopy analysis of the indi-
vidual ZnO nanowires indicated that the elements Zn (49-
50%) and O (50-51%) were nearly stoichiometric with a 
ratio of 1:1. 
 TEM images of synthesized ZnO nanowires (Fig. 8a-b) 
corresponded with SEM images obtained, i.e. the mean di-
ameter of the nanowires decreased with improvement in the 
single crystallinity of the Au film layer. Corresponding 
HRTEM images of the ZnO nanowires revealed a major lat-
tice spacing of 0.28 nm, which corresponds to the (002) crys-
tal plane. Indexing the diffraction patterns of the correspond-
Table 2. XRD patterns of ZnO nanowires synthesized on substrates covered with a 20, 40 or 60 nm Au (111) film layer, and a ZnO 
seed layer film deposited by the RF cylindrical magnetron sputtering technique for 3 min. 
hkl 100 002a 101 102 110 103 004 203 114 105 213 006 
Au thickness                       
20 nm 0.98 100 5.31 4.25 2.18 11.51 2.99 0.59 0.89 2.987 0.39 0.66 
40 nm  1.34 100 8.52 6.19 2.36 14.06 3.03 1.14 2.56 4.04 2.3 0.82 
60 nm 1.99 100 10.91 8.76 11.24 17.34 2.66 1.34 3.19 3.98 4.77 0.86 
aXRD spectrums are normalized with respect to the (002) crystal plane. 
 
 
 
Fig. (7). High magnification top FEI-SEM images of vertically aligned ZnO nanowires grown by the hydrothermal growth approach on sub-
strates covered with 40 nm of either (a) polycrystalline Au or (b) Au (111) that were covered by a ZnO seed layer film deposited by the RF 
cylindrical magnetron sputtering technique for 3 min. 
(a) 
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[0001] direction. XRD patterns of the ZnO nanowires syn-
thesized on varying Au (111) film layer thicknesses are 
listed in Table 2. The XRD spectra of all ZnO nanowires 
were indexed to hexagonal ZnO, which correlates with SEM 
observations. X-ray diffraction spectra were normalized with 
respect to the 002 reflection. An increase in the Au (111) 
film layer thickness resulted in an increase in the intensity of 
other crystal planes other than the (002) plane, indicating a 
worsening in the c-axis alignment of the ZnO nanowires. 
The presence of strong 002 diffraction peaks for all ZnO 
nanowires confirmed that the synthesized ZnO nanowires 
were orientated perpendicular to the substrate surface. Based 
on data obtained from SEM, TEM and XRD the ZnO 
nanowires were vertically aligned and orientated along the 
[0001] direction. Increasing the Au (111) film layer thick-
ness resulted in a decrease in the mean ZnO nanowire diame-
ter and worsening of the c-axis alignment. 
 These results show that the presence of an Au film layer 
beneath the ZnO seed layer affects the morphology of the 
synthesized ZnO nanowires. Results recently reported 
showed that the growth of ZnO nanowires is effected by a 
metalunder layer [44]. Brown et al. [43] showed that the 
presence of an Au film layer leads to the decrease in the av-
erage nanowire diameter, which is due to a faster initial 
growth rate. It is speculated t at the presence of a metal film 
layer inhibits nanowire growth by the presence of metal 
cations which causes fluctuations in the local pH and/or 
leading to defect formation in the crystal lattice [44, 45]. 
3.3. Au Film Layer Crystal Orientation 
 Gold deposited by the sputtering techniq e, using the 
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Au (111) film layers, whereas Au deposited by the hydro-
thermal evaporation method resulted in polycrystalline Au 
films layers [(111) 77%, (200) 7%, (220) 8%, and (311) 8%], 
as determined by XRD. The hydrothermal evaporation 
method resulted in a polycrystalline film layer due to the 
aqueous based method of deposition which ultimately results 
in poor orientation. Top high magnification SEM images 
(Fig. 7 a-b) of ZnO nanowires synthesized on Au (111) and 
polycrystalline film layers indicated that hexagonal shaped 
ZnO nanowires were synthesized. The mean diameters for 
ZnO nanowires synthesized on polycrystalline Au and Au 
(111) film layers were 57 nm (σ= 6) and 35 nm (σ= 2), re-
spectively. Statistical analysis concluded that the ZnO 
nanowire diameters were normally distribution and differed 
significantly with respect to their average diameter and stan-
dard deviation. Polycrystalline Au resulted in an increase in 
the mean ZnO nanowire diameter, whereas single crystalline 
Au (111) resulted in a decrease in the mean diameter. The 
nanowire density was 120 and 79 per µm2 for Au (111) and 
polycrystalline Au film layers, respectively. A single crystal-
line film resulted in higher densities of ZnO nanowires due 
to smaller diameters as compared to a polycrystalline film 
layer. Energy dispersive spectroscopy analysis of the indi-
vidual Z O nanowires indicated that the elements Zn (49-
50%) and O (50-51%) were nearly stoichiometric with a 
ratio of 1:1. 
 TEM images of synthesized Z O nanowires (Fig. 8a-b) 
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ameter of the nanowir s decreased with improvement in the 
single crystallinity of the Au film layer. Corresponding 
HRTEM images of the ZnO nanowires revealed a major lat-
tice spacing of 0.28 nm, which corresponds to the (002) crys-
t l pla e. Indexing the diffraction patterns of the correspond-
Table 2. XRD patterns of ZnO nanowires synthesized on substrates covered with a 20, 40 or 60 nm Au (111) film layer, nd a ZnO 
seed layer film deposited by the RF cylindric l magnetron sputtering technique for 3 min. 
hkl 100 002a 101 102 110 103 004 203 114 105 213 006 
Au thickness                       
20 nm 0.98 100 5.31 4.25 2.18 11.51 2.99 0.59 0.89 2.987 0.39 0.66 
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Fig. (7). High magn fication top FEI-SEM im ges of vertically aligned ZnO nanowi es grown by the hydrothermal growth approach on sub-
trates covered with 40 nm of either (a) polycrystalline Au or (b) Au (111) that were covered by a ZnO seed layer film deposited by the RF 
cylindrical mag etron sputtering technique for 3 min. 
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Figure 7.23: High magnification top SEM images of vertically aligned ZnO nanowires on
substrates covered with 40 nm of either (a) polycrystalline Au, or (b) Au (111). The layers
were covered by a ZnO seed layer film deposited by the RF cylindrical magnetron sputtering
technique for 3 minutes. From [122].
The optimal ZnO nanowire structure in a transducer is one with the smallest diameter
and which is perfectly orientated. With this in mind, the measured results indicated that
RF cylindrical magnetron sputtering was the preferred technique to deposit thin ZnO seed
layers, because of the superior c-axis alignment of the produced ZnO nanowires. The choice
of deposited Au (111) layers was also confirmed, as it also resulted in thinner nanowires.
After the optimization studies on the ZnO nanowire synthesis processing steps were
completed, a ZnO nanowire-array biosensor for the detection of immunoglobulins was de-
signed and fabricated [123].
The sensor was fabricated on silicon (100) wafers that were cut into 1 cm × 1 cm pieces.
A 20 nm layer of titanium was sputter coated onto the silicon substrate, followed by a 40
nm layer of sputtered gold (111). The ZnO seed layer was then deposited using the sol-gel
spin coating technique. The ZnO nanowires were grown by the aqueous solution method,
after which PMMA was spun on the substrate to fill the gaps between the nanowires. This
was followed by the deposition of a 10 nm layer of gold to form the Schottky contact. That
completed the ZnO nanowire nanogenerator.
In order to attach proteins to the fabricated nanogenerator, self-assembled monolayers
(SAM) were required to act as molecular scaffolds to immobilize proteins. That was done by
dissolving alkanethiol, 3-mercaptopropanoic acid (1mM) in absolute ethanol by sonication.
The ZnO nanogenerator was immersed in the self-assembled monolayer (SAM) solution for
24 hours at 25◦ C in a Schlenk reaction vessel filled with nitrogen gas. The formation of
the self-assembled monolayers was terminated by rinsing the nanogenerator with absolute
ethanol.
The nanogenerator bound with the self-assembled monolayers was then exposed to
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5mM ethyl (dimethylaminopropyl) carbodiimide (EDC) and 5mM N-hydroxysuccinimide
(NHS) in absolute ethanol. This was done to increase the coupling efficacy.
Finally the nanogenerator was rinsed with phosphate buffered saline (PBS) and im-
mersed into PBS containing lysozyme (1 mg/ml) from hen egg white for 24 hours at 4◦
C. A schematic presentation of the finished biosensor is shown in Figure 7.24.
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Fig. 1. Schematic diagram of the nanoforce ZnO nanowire-array biosensor.
0.5 s/step, with a step size of 0.014◦ in a 2! range extending from
31.28◦ to 149.3◦.
2.2.2.  Characterization of protein immobilization
The surface topology of the immobilized lysozyme was studied
using an atomic force microscope (AFM) and images were collected
with a Nanosurf AFM Easyscan 2. Images were acquired in tapping
mode at a scan rate of 2 Hz with a platinum (Pt) cantilever (spring
constant of 0.06 N m−1), a drive amplitude of 20–50 mV  and set-
points in the range of 0.14 V.
Infrared (IR) spectra of the monolayers were obtained to con-
firm self-assembled monolayer (SAM) formation, observe chemical
modifications of the SAM functional groups and to detect the
immobilization of lysozyme. Attenuated total reflectance-Fourier-
transform infrared (ATR-FTIR) spectra were recorded in the range
of 500–4000 cm−1 by using a Thermo Scientific Nicolet iS10 FTIR
(Thermo Scientific Inc., MA,  USA) spectrometer. ATR-FTIR spectra
were collected using 300 scans with a 4 cm−1 resolution. Back-
ground noise and atmospheric suppression were subtracted by
using OMNIC software (Thermo Scientific Inc., MA,  USA).
Surface  coverage of the immobilized lysozyme was  assessed
using fluorescence microscopy. Lysozyme functionalized biosen-
sors were incubated with 100 !g/ml rabbit primary lysozyme
antibody serum (Rockland Immunochemicals Inc., PA, USA) sus-
pended in casein–PBS (1% casein in PBS, pH 7.2) for 30 min  at 25 ◦C
and thereafter washed for 5 min  in casein–PBS. Protein function-
alized nanowires bound with primary antibodies were incubated
with 10 !g/ml Alexa Fluor 488 goat anti rabbit H + L IgG (Life Tech-
nologies, CA, USA) in casein–PBS for 30 min  at 25 ◦C in the dark,
followed by washing for 5 min  in casein–PBS. Non-specific binding
of the secondary antibody conjugate and lysozyme to the biosen-
sor surface was assessed by incubating the biosensor for 1 h in the
presence of the secondary antibody and lysozyme, respectively.
Confocal images were acquired with a Carl Zeiss Confocal LSM 780
Elyra S1 scanning laser microscope, equipped with a SR-SIM super
resolution platform (Carl Zeiss, Oberkochen, Germany) and a 100×
oil-immersion lens. An argon/krypton laser excited the Alexa Fluor
488 at 488 nm and emitted light detected at 493–630 nm.
2.2.3. In vitro testing of the biosensor
Lysozyme-functionalized biosensors were fixed to a test-board
as shown in Fig. 2a. The biosensor was positioned in the centre.
The  two opposite corners were connected with silver paste to a
conducting line, which was in turn connected to the receiver. The
anode of the biosensor was connected to ground and the cathode
to the positive terminal. Binding of antibodies to the gold-coated
ZnO nanowire constructs induce bending of the nanowires and/or
application of tensile pressure, which should result in a piezoelec-
tric potential. Changes in voltage readings were measured using
an operational amplifier with a gain of 100 V/V (Texas Instruments
Inc., TX, USA), as shown in Fig. 2b. The amplified signal, in ana-
logue format, was converted to a digital signal using a LabJack U6
converter (LabJack Corporation, CO, USA). The digital signal was
analyzed using DAQFactory software (Azeotech Inc., OR, USA).
Before  readings were recorded, background voltage of the
designed biosensor was measured. Lysozyme-functionalized
biosensors  were exposed to monospecific lysozyme antiserum at
concentrations of 10 ng/ml, 50 ng/ml, 500 ng/ml, 1 !g/ml, 10 !g/ml
and 20 !g/ml (Rockland Immunochemicals Inc., PA, USA). Antibod-
ies were suspended in PBS, placed on the surface of the biosensor,
incubated for 1 h at 25 ◦C, washed with PBS for 30 s, dried with
nitrogen gas and then analyzed.
3. Results and discussions
The  ZnO seed layer, shown in Fig. 3, had a mean grain length
of 8.5 nm,  a mean diameter of 89 nm (" = 22) and a root-mean-
square surface roughness of 2 nm.  The mean diameter of the ZnO
nanowires, calculated from the relative diameter abundance of
1000 ZnO nanowires, was 78 nm (" = 35) and they were grouped
108 per !m2 (Fig. 4a). The nanowires were uniformly distributed;
mainly c-axis oriented (Fig. 4b) and remained hexagonal after
the deposition of PMMA  and gold (Fig. 4c). Filling of the spaces
between the ZnO nanowires with PMMA  is clearly visible in Fig. 4d.
Nanowires protruding from the PMMA  layer had an average length
of 180 nm (" = 45).
According  to EDS, the nanowires were more-or-less stoichio-
metric (51% Zn and 49% O). TEM micrographs showed that the
average nanowire diameter was  93 nm (Fig. 5a) which had an
average length of 2.3 !m (Fig. 5d). Images recorded with HRTEM
showed a major lattice spacing of 0.26 nm (Fig. 5b), which corre-
sponded with the distance of the (0 0 2) crystal plane of wurtzite
ZnO. According to the SAED pattern, the ZnO nanowires had a
single-crystal hexagonal wurtzite structure (Fig. 5c) and grew along
Figure 7.24: Schematic presentation of the finished ZnO nanowire-array biosensor. From
[123].
Fluorescence microscopy was used to test whet er the lysozyme was successfully bound
to the biosensor surface. To do that, the biosensor was incubated with primary lysozyme an-
tibodies and secondary lysozyme fluorescent ant body conjugat s. N n-sp cific binding of
the secondary antibody conjugate and lysozyme to the biosensor surface was then assessed.
Fluorescence microscopy images of the biosensor surface is shown in Figure 7.25. The rela-
tive fluorescence intensity of the immobilized lysozyme biosensor surface, shown in Figure
7.25(a), was measured as 287 RFU. On the other hand, the relative fluorescence intensity of
the non-specific binding of the secondary antibody conjugat s, as show in Figure 7.25(b),
was measured as only 8 RFU. From these results it was clear that lysozyme was indeed im-
mobilized to the SAMs, as the fluorescence intensity could definitely not be attributed to
non-specific binding of the secondary antibody conjugate to t biosensor surface.
To test for the correct functioning of the biosensor, in vitro tests were done by using
monosp cific antibody serum specific for lysozyme. Different concentrations were placed
on the biosensor surface and incubated for 1 hour to allow for biorecognition to take place.
The s nsitivity of th biosens r was tested with antibody levels ranging from 10 ng/ml
to 20 µg/ml. The measured response of the biosensor is shown in Figure 7.26(a). As can
be seen, the measured output voltage increased lin arly with ntibody levels in the ange
from 50 ng/ml to 1 µg/ml, followed by a non-linear increase in output voltage as antibody
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Fig. 6. Three dimensional topographic AFM images of (a) the constructed biosensor, (b) a smooth surface of the biosensor and (c) a smooth surface of the biosensor immobilized
with lysozyme. Protruding nanowire structures is indicated by the arrow.
Fig. 7. FTIR spectra of (a) the biosensor surface, (b) the surface bound with the 3-
mercaptopropionic acid SAM, (c) the SAM modified by EDC/NHS esterification and
(d) the surface covalently immobilized with lysozyme.
two peaks indicated that lysozyme was covalently immobilized
to the SAM and thus subsequently to the gold-coated nanowire
constructs.
Fluorescence microscopy was used to assess the surface load-
ing of lysozyme to the biosensor surface. The lysozyme functional
biosensor was  incubated with primary lysozyme antibodies and
secondary lysozyme fluorescent antibody conjugates. Lysozyme
was immobilized to the biosensor surface. Non-specific binding
of the secondary antibody conjugate and lysozyme to the biosen-
sor surface was assessed. The relative fluorescence intensity of the
immobilized lysozyme biosensor surface was 287 RFU (Fig. 8a),
non-specific binding of the secondary antibody conjugates was
8 RFU (Fig. 8b), and non-specific binding of lysozyme was 10 RFU
(Fig. 8c). Based on these results, lysozyme was  immobilized to the
SAMs, as the fluorescence intensity was  not contributed by non-
specific binding of the secondary antibody conjugate or lysozyme
to the biosensor surface.
The  nonlinearity of the IV curve indicated that a Schottky contact
formed at the nanowire-electrode interface. In vitro tests were con-
ducted using monospecific antibody serum specific for lysozyme.
Different concentrations were placed on the biosensor surface and
incubated for 1 h to allow biorecognition. Voltage measured for
biosensors prior to analysis and after incubation with different anti-
body concentrations is shown in Fig. 9. The background voltage
produced by the biosensor was measured to determine the back-
ground signal to differentiate between noise and a positive signal.
Background signals arise from disoriented nanowires or pressure
applied by the immobilized antigen. Before the addition of 10 ng/ml
antibodies (Fig. 9a) the biosensor produced an average voltage of
0.233 V. This increased to 0.497 V after incubation with antibodies
(! = 0.264 V). The average voltage produced from 50 ng/ml anti-
bodies before the addition was  0.928 V (Fig. 9b), but increased
to 1.347 V after the incubation with antibodies (! = 0.419 V). The
biosensor incubated with 500 ng/ml antibodies (Fig. 9c) produced
Fig. 8. Fluorescence microscopy images of the biosensor surface immobilized with (a) lysozyme, (b) non-specific binding of the secondary antibody conjugate to the biosensor
surface  and (c) non-specific binding of lysozyme to the biosensor surface. Green fluorescence is indicative of lysozyme molecules immobilized onto the nanowire constructs.
(For  interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)
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Figure 7.25: Fluorescence microscopy images of the biosensor surface immobilized with (a)
lysozyme, and (b) non-specific binding of the secondary antibody conjugate to the biosen-
sor surface. Green fluorescence is indicative of lysozyme molecules immobilized onto the
biosensor surface. From [123].
levels increased to 20 µg/ml. This indicated that the biosensor became saturated at anti-
body concentrations above 1 µg/ml. An enlarged view of the measured linear response for
antibody concentrations ranging from 50 ng/ml to 1 µg/ml is shown in Figure 7.26(b). The
limit of detection (LOD) was calculated as 102.76 ng/ml, using the linear equation in Figure
7.26(b) [124].
(a) (b)
Figure 7.26: (a) Measured output sensitivity of the biosensor for antibody levels ranging
from 10 ng/ml to 20 µg/ml. (b) Enlarged view of the measured linear response for antibody
concentrations ranging from 50 ng/ml to 1 µg/ml. From [123].
The reproducibility of the sensor was tested by using three biosensors incubated with
1 g/ml lysozyme antibodies. The average measured output readings were 0.722 V, 0.770 V
and 0.691 V, respectively.
An attractive characteristic of the ZnO nanowire-array biosensor is that it is self-powering.
It thus has the potential to be used as an implant for the detection of early post-operative
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infection. A patent application describing the invention was filed by Stellenbosch Univer-
sity [125].
The piezoelectric biosensor did catch the attention of the general public after publication
of the invention in Popular Mechanics1, the subsequent Popular Mechanics Breakthrough Award
– 2014 (see Figure 7.27), a TV interview on KykNet2, and an article titled "Bacteria may have
had their nanochips" in The Times3.
Figure 7.27: At the Popular Mechanics Breakthrough Award ceremony (December 2014).
7.3.2 Fiber-optic biosensors
An interesting alternative to the ZnO piezoelectric biosensor was investigated by a Master’s
student, Michael Maas. He coated a fiber-optic fiber with Escherichia coli (E. coli) antibodies
and investigated whether the transmission of light would be impeded by the attachment of
E. coli bacteria to the antibodies [126].
Optical fibers were manufactured from borosilicate glass. A borosilicate glass rod was
heated with a buthane flame and thin fibers were then extruded from the melted glass. E. coli
antibodies were then immobilized on the borosilicate glass fibers by using (3-glycidyloxy-
propyl) 4 trimethoxysilane (GPS) to bind antibodies onto the glass fiber surfaces.
A schematic presentation of the fiber-optic biosensor is shown in Figure 7.28. The theo-
retical operational principles of the biosensor are shown in Figure 7.29. A light launched by
the LED and traveling through the optical fibre is an evanescent wave and will not be en-
tirely contained by the fiber. If a bacterium-antibody binding has taken place, the evanescent
1"Big bug hunt: Thinking small", Popular Mechanics, October 2014, pp. 92-93.
2Dagbreker, KykNet, 24 September 2014. (https://www.youtube.com/watch?v=6qwJtC9Fpg8)
3"Bacteria may have had their nanochips", The Times, 21 October 2015.
(http://www.timeslive.co.za/thetimes/2015/10/21/Bacteria-may-have-had-their-nanochips)
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Figure 1. Schematic representation of (a) the fiber-optic biosensor with immobilized antibodies, and
(b) as the light travels through the fiber, the evanescent field interacts with the bacteria on the surface
of the fiber.
The fibers, coated with GPS, were immersed in 750 ml PBS (pH 7.4) that contained 2 mg/ml71
primary polyclonal E. coli antibodies (PAb, Abcam, Cambridge, UK) for 4 h in an opaque container,72
flushed with nitrogen. The fibers were then removed and rinsed with sterile PBS (pH 7.4). GPS73
covalently linked to the amine groups on PAb (Figure 1). The fibers were exposed to fluorescent74
secondary antibodies (2 mg/ml donkey polyclonal Secondary Antibody to Goat IgG - H and L; Alexa75
Fluor 488, EX at 495 nm and EM at 519 nm), obtained from Abcam, incubated at 4  C for 2h in a76
light-proof container and then rinsed with large volumes of sterile PBS (pH 7.4).77
2.4. Preparation of bacterial suspensions78
Escherichia coli DH5a, obtained from the culture collection of the Department of Microbiology,79
Stellenbosch University, was grown in Nutrient broth (Biolab, Biolab Diagnostics, Midrand, SA) at80
37.5  C for 8 h. Three millilitres of the culture was centrifuged (8 000 ⇥ g, 90 s), the cells washed in81
two volumes of 1.5 ml sterile PBS (pH 7.4), re-suspended in 1.5 ml sterile PBS, serially diluted and82
plated onto Nutrient Agar (Biolab). The plates were incubated at 37.5  C for 24 h and cell numbers83
expressed as colony forming units (CFU) per ml.84
2.5. Wide-field fluorescence microscopy85
Glass fibers, placed in a vial, were exposed to 0.5 ml (concentration > 2⇥109 CFU/ml) E.86
coli in PBS for 1, 4 and 5 h, respectively. The fibers were then washed with 1 ml sterile PBS,87
as described before, to remove unbound cells. E. coli cells attached to the fluorescent secondary88
antibodies were detected by using a wide-field fluorescence microscope (Olympus IX81 with UBG89
excitation filter exited at 492 nm). Areas of fluorescence were selected at random and cropped to90
the same size. Background readings were subtracted and fluorescent readings calculated by taking91
Figure 7.28: Schematic presentation of the fiber-optic biosensor. From [126].
wave will theoretically interact with the attached bacteria and thus impede the transmission
of the light through the fiber.
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Figure 7.29: Theoretical operational principles of the optical-fiber biosensor. From [126].
The sensor was exposed to Escherichia coli DH5α to test the functionality. The voltage
response of the sensor was recorded for concentrations of 2.77× 109 CFU/ml4 and 3× 107
CFU/ml, respectively. The measured voltages are the average of three readings, and are
shown In Figure 7.30.
From the measured result it was apparent that the sensor in its curr nt form was not
a viable biosens r implementation, although it was su table o follow th progression f a
bacterial infection.
7.3.3 Resistive biosensors
In the South African context, where diseases such as TB and HIV infection have reached
endemic proportions, there i a need for inexpensive, handheld point-of-care diagnostic de-
vices that are able to detect specific infections rapidly and with high accuracy, and without
the need for t ained medical personn l.
Although we have demonstrated that ZnO piezoelectric biosensors have some unique
characteristics, the manufacturing process is quite involved. That specific biosensor imple-
4Colony-forming Units/ml
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(a) (b) (c)
Figure 7. Fluorescent microscopy images of E. coli attached to glass fibers treated with GPS, PAb and
SAb for (a) 1 h, (b) 4 h and (c) 5 h. Viable cells stained green and dead cells red.
3.3. Biosensor readings133
A linear increase in voltage readings were recorded with an increase in E. coli cell numbers134
(Figure 8a and 8b). The initial cell concentration had little effect on the rate at which the voltage135
readings increased, as observed with initial cell numbers of 2.77⇥109 CFU/ml (Figure 8a) and 3⇥107136
CFU/ml (Figure 8b).137
(a)
(b)
Figure 8. Voltage readings recorded with (a) 2.77⇥109 CFU/ml and (b) 3⇥107 CFU/ml E. coli. Data
presented is an average of three readings. Variations in the three readings were less than 10%.
(a)
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(b)
Figure 7.30: Measured voltage response of the fiber-optic bios nsor for n E. coli concentr -
tion of (a) 2.77× 109 CFU/ml, and (b) 3× 107 CFU/ml. From [126].
mentation thus was not necessarily the answer for our envisaged point-of-care diagnostic
biosensor.
For his final year undergraduate project, Christiaan Viviers was asked to look at options
to replace the piezoelectric transducer with a resistive element. He suggested that elec-
trospun microfibers be considered as a resistive element, as it inherently exhibited a large
surface area and thus possibly a high sensitivity.
The polypropylene microfibers that were available were not conductive and therefore
had to be coated with polypyrrole, co-polymerized with 3-thiophene acetic acid (3TAA), and
treated with Fe(III)chloride (FeCl3) and 5-sulfosalicylic acid (5SSA), to make it conductive.
Lysozyme was then cross-linked to the microfibers by using glutaraldehyde [127]. A high
magnification SEM image of the conductive microfiber is shown in Figure 7.31(a) and of the
conductive fiber coated with glutaraldehyde in Figure 7.31(b).
(a) (b)
Figure 7.31: A 272× magnification SEM image of the (a) conductive microfiber, and (b) the
conductive fiber coated with glutaraldehyde. From [127].
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A mounting block was designed and 3D printed for the 3×3 cm electrotextile biosensor.
A schematic of the mounting block and resistance measurement setup is shown in Figure
7.32.
Figure 7.32: Schematic presentation of the mounting block and resistance measurement
setup. From [127].
To verify the functionality of the biosensor, resistance measurements were made for
lysozyme-coated microfiber preparations, exposed to various concentrations of antibodies.
The measured results are shown in Figure 7.33.
Figure 7.33: Measured resistance of electrotextile biosensensor against time for different
antibody concentrations. From [127].
Concentration 1 (62.72 µg; 1:100 antibody dilution) resulted in an average trendline of
y = 19.203x638.25, Concentration 2 (3.16 µg; 1:10 000 antibody dilution) showed an average
trendline of y = 12.775x+ 617.39 and Concentration 3 (0.16 µg; 1:100 000 diluted antibody)
a trendline of y = 10.046x+ 698.71.
These results were compared with measurements of an electrotextile that was not treated
with any antibody (negative control test) and an electrotextile treated with a non-specific
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antibody (positive control). The trendlines for the positive and negative control tests were
y = 7.9448x+ 495.41 and y = 8.2199x+ 623.19, respectively.
An initial increase in resistance was recorded for each of the prepared fiber sets imme-
diately after the antibody had been added. This clearly indicates that the positive detection
of antibodies can be achieved. A marked difference between adding a concentration of as
low as 1:100 000 (0.8 µg/ml) and the negative control test confirmed that the electrotextile
biosensors were exceptionally sensitive to even small amounts of antibody.
The fact that there was a clear distinction between the trendline of the positive control
test (non-specific antibodies) and the specific antibody concentrations, confirmed that only
specific binding between the lysozyme and the antibodies resulted in a positive indication
of the presence of antibodies, thus verifying the specificity of the biosensor.
During the latter part of 2015 we were able to attract some funding (∼R420 000) from
the Technology Innovation Agency (TIA) to develop a prototype handheld point-of-care de-
vice based on our developed transducer technology. It was decided to use the resistive
electrotextile biosensor technology and develop the prototype for the specific detection of
Escherichia coli (E. coli) bacteria. The sensor was extensively tested for sensitivity, repeatabil-
ity and specificity and very good results were obtained. The results have not been published
yet, but a journal article is in process.
We have also made significant progress in using paper as the resistive transducer, instead
of electrospun microfiber. Preliminary results, also using lysozyme, are shown in Figure
7.34. The change in resistance, relative to the baseline resistance, was measured for different
antibody dilutions. Positive and negative control tests were also done, by using non-specific
antibodies and PBS, respectively.
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As can be seen from the results, a notable increase in resistance was observed for dilu-
tions down to 100 000×. A limit of detection (LOD) was calculated as 100 ng/ml. It was
also clear that negligible responses were observed for both the negative and positive con-
trol tests. This confirmed that the sensor only reacted to, in this case, a lysozyme-specific
antibody, thus verifying the specificity of the sensor.
A patent has been filed by Stellenbosch University, which describes the use of either
electrospun microfiber or paper as transducer for a handheld biosensor [129].
We have started collaboration with researchers at the Faculty of Health Sciences at Stel-
lenbosch University with regard to the development of biosensors for the detection of viral
infections (HIV) and also TB. Apart from our continuing collaboration with the Department
of Microbiology in the Faculty of Science, we are also part of a team that is looking at the
measurement of autophagy flux, a topic that has suddenly attracted a lot of attention due to
the Nobel Prize for Medicine for 2016 being awarded to Yoshinori Ohsumi for his discove-
ries of mechanisms for autophagy.
7.4 Summary
In this chapter the research transition from superconducting technology to nano-devices and
sensors was described.
The work by postgraduate student, Stanley van den Heever [105, 111, 106, 110, 112, 114,
117, 118, 120], was influential in the direction that the research effort evolved towards. It
was this serendipitous stimulus that steered the work in the direction of biosensors.
Our research on biosensors is strongly reliant on multidisciplinary collaboration and
here Prof Leon Dicks was instrumental in opening the new and exciting world of bacteria
and viruses, and the multitude of possibilities with regard to new applications. I was blessed
to be involved with a new breed of multidisciplinary research students, such as Deon Nevel-
ing [122, 123, 125], Michael Maas [126], Christiaan Viviers [127], Nick Lawrenson and Giles
Maybery [128].
This journey is still in progress.
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Final Conclusion
My research career started in 1982, when I joined the Department of Electrical and Electronic
Engineering at Stellenbosch University.
In a sense the choice of a research direction was influenced by a serendipitous opportu-
nity to do postgraduate work in microelectronics, thanks to Professor Christo Viljoen. This
led to a microelectronics research path that included my PhD on high-voltage diodes and
the work on Monte Carlo particle analysis and high-frequency diode design.
The next chapter in my career can also be attributed to a serendipitous conversation in
our microelectronics laboratory with Dr Karl Gehring in 1987, planting the seed of a sabba-
tical at GEC Hirst Research Centre in London. This is where superconducting devices became
part of my life.
The superconductivity journey has been a most fulfilling experience. I was blessed
to meet some extraordinary people that had a marked influence on my life, such as Pro-
fessor Theodore Van Duzer, Mark Jeffery, Oleg Mukhanov, Steve Kaplan, John Przybysz,
Nobuyuki Yoshikawa and Kazuo Saitoh, to name just a few. I was also privileged to meet
some of them on home turf in South Africa. This included a typical South African braai with
Yoshi at my home in Somerset West, and a braai with Oleg and Steve at Keurboomstrand,
after Oleg swam the Indian Ocean in the middle of winter, and Steve shared his wonderful
Woodstock (the real one) stories.
Our limit resources was influential in the decision to also start looking at non-supercon-
ducting devices. Here the focus of our current research was noticeably influenced by another
serendipitous conversation with Leon Dicks, which put us on our current biosensor research
path.
Rugby legend, Danie Craven, was once asked what he believed the most important as-
pect of good scrummaging was. He stated that three things were very important and that it
was "push, push and push". If that question is rephrased to "good research" instead of "good
scrummaging", my answer would definitely be "students, students and students". I was pri-
vileged to supervise some exceptional students, as was mentioned in this dissertation. I
have learnt, and is still learning, so much from them.
Throughout my research journey the golden thread was always microelectronic devices –
145
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semiconductor, superconductor, biological, or a combination. This dissertation is an attempt
to contextualize that microelectronic device journey.
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